X9DR3_i-LN4F+ 1.1.indb - Supermicro
X9DR3_i-LN4F+ 1.1.indb - Supermicro
X9DR3_i-LN4F+ 1.1.indb - Supermicro
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
1<br />
1<br />
Chapter 2: Installation<br />
Front Control Panel<br />
JF1 contains header pins for various buttons and indicators that are normally located<br />
on a control panel at the front of the chassis. These connectors are designed<br />
specifically for use with <strong>Supermicro</strong>'s server chassis. See the figure below for the<br />
descriptions of the various control panel buttons and LED indicators. Refer to the<br />
following section for descriptions and pin definitions.<br />
LE2<br />
SW1<br />
UID<br />
VGA<br />
LAN2/4<br />
LAN1/3 USB 2/3 USB 0/1<br />
FAN6<br />
COM1<br />
JPG1<br />
J21<br />
JBMC1<br />
JSTBY1<br />
COM2<br />
LEM1<br />
CPU1 Slot1 PCI-E 3.0 x16<br />
BMC<br />
CTRL<br />
CPU1 Slot2 PCI-E 3.0 x4 (in X8 slot)<br />
JPB1<br />
CPU1 Slot3 PCI-E 3.0 x16<br />
CPU2 Slot4 PCI-E 3.0 x16<br />
JP7<br />
JP6<br />
LAN<br />
CTRL<br />
CPU2 Slot5 PCI-E 3.0 x16<br />
JPL1<br />
CPU2 Slot6 PCI-E 3.0 x8<br />
P2 DIMMF3<br />
P2 DIMMF2<br />
P2 DIMMF1<br />
P2 DIMME3<br />
P2 DIMME2<br />
P2 DIMME1<br />
Alaways populate DIMMx1 first<br />
CPU2<br />
IPMI_LAN<br />
P2 DIMMG1<br />
P2 DIMMG2<br />
P2 DIMMG3<br />
P2 DIMMH1<br />
P2 DIMMH2<br />
P2 DIMMH3<br />
FAN5<br />
PHY<br />
JI2C2<br />
JI2C1<br />
SAS<br />
CTRL<br />
JTPM1<br />
JL1<br />
USB9<br />
JBT1<br />
BIOS BOX<br />
XDP-CPU<br />
JBAT1<br />
<strong>X9DR3</strong>-<strong>LN4F+</strong>/X9DRi-<strong>LN4F+</strong><br />
Rev. 1.10<br />
JPI2C1<br />
PCH<br />
XDP-PCH<br />
JWD1<br />
USB6/7 USB4/5<br />
IPMB JPME2<br />
J17<br />
I-SATA4<br />
JPME1<br />
I-SATA2<br />
I-SATA0<br />
J18<br />
I-SATA5<br />
I-SATA3<br />
I-SATA1<br />
JSD1<br />
JRK1<br />
BIOS<br />
SAS4~7<br />
JWP1<br />
SAS0~3<br />
FANB<br />
FANA<br />
JOH1<br />
JD1<br />
SP1<br />
JF2<br />
FAN4<br />
Alaways populate DIMMx1 first<br />
P1 DIMMD3<br />
P1 DIMMD2<br />
P1 DIMMD1<br />
P1 DIMMC3<br />
P1 DIMMC2<br />
P1 DIMMC1<br />
FAN3<br />
JF1<br />
LE1<br />
CPU1<br />
P1 DIMMA1<br />
P1 DIMMA2<br />
P1 DIMMA3<br />
P1 DIMMB1<br />
P1 DIMMB2<br />
P1 DIMMB3<br />
FAN2<br />
JPW3 JPW2 JPW1<br />
FAN1<br />
JF1 Header Pins<br />
20<br />
19<br />
Ground<br />
NMI<br />
X<br />
X<br />
FP PWRLED<br />
3.3 V<br />
HDD LED<br />
ID_UID_SW/3/3V Stby<br />
NIC1 Link LED<br />
NIC1 Activity LED<br />
NIC2 Link LED<br />
NIC2 Activity LED<br />
Blue+ (OH/Fan Fail/<br />
PWR FaiL/UID LED)<br />
Red+ (Blue LED Cathode)<br />
Power Fail LED<br />
3.3V<br />
Ground<br />
Reset<br />
Reset Button<br />
Ground<br />
2<br />
1<br />
PWR<br />
Power Button<br />
2-23
Change language