X9DR3_i-LN4F+ 1.1.indb - Supermicro
X9DR3_i-LN4F+ 1.1.indb - Supermicro
X9DR3_i-LN4F+ 1.1.indb - Supermicro
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
<strong>X9DR3</strong>-<strong>LN4F+</strong>/X9DRi-<strong>LN4F+</strong> Motherboard User’s Manual<br />
Sparing<br />
This item displays if memory sparing is supported by the motherboard. Memory<br />
sparing enhances system performance.<br />
DIMM Information<br />
CPU Socket 1 DIMM Information<br />
P1-DIMMA1~3, P1-DIMMB1~3, P1-DIMMC1~3, P1-DIMMD1~3<br />
CPU Socket 2 DIMM Information<br />
P1-DIMME1~3, P1-DIMMF1~3, P1-DIMMG1~3, P1-DIMMH1~3<br />
The status of the memory modules specified above will be displayed as detected<br />
by the BIOS.<br />
Memory Mode<br />
When Independent is selected, all DIMMs are available to the operating system.<br />
When Mirroring is selected, the motherboard maintains two identical copies of all<br />
data in memory for data backup. When Lockstep is selected, the motherboard<br />
uses two areas of memory to run the same set of operations in parallel. The<br />
options are Independent, Mirroring, and Lockstep.<br />
DRAM RAPL Mode<br />
RAPL (Running Average Power Limit) provides mechanisms to enforce power<br />
consumption limits on supported processors The options are DRAM RAPL<br />
MODE0 , DRAM RAPL MODE1, and Disabled.<br />
DDR Speed<br />
Use this feature to force a DDR3 memory module to run at a frequency other<br />
than what is specified in the specification. The options are Auto, Force DDR3-<br />
800, Force DDR3-1066, Force DDR3-1333, Force DDR3-1600 and Force SPD.<br />
Channel Interleaving<br />
This feature selects from the different channel interleaving methods. The options<br />
are Auto, 1 Way, 2 Way, 3, Way, and 4 Way.<br />
Rank Interleaving<br />
This feature allows the user to select a rank memory interleaving method. The<br />
options are Auto, 1 Way, 2 Way, 4, Way, and 8 Way.<br />
Patrol Scrub<br />
Patrol Scrubbing is a process that allows the CPU to correct correctable memory<br />
errors detected on a memory module and send the correction to the requestor<br />
4-12