04.09.2014 Views

X9DR3_i-LN4F+ 1.1.indb - Supermicro

X9DR3_i-LN4F+ 1.1.indb - Supermicro

X9DR3_i-LN4F+ 1.1.indb - Supermicro

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 4: AMI BIOS<br />

TPM Owner Status<br />

This item displays the status of TPM Ownership.<br />

ACPI Setting<br />

Use this feature to configure Advanced Configuration and Power Interface (ACPI)<br />

power management settings for your system.<br />

ACPI Sleep State<br />

Use this feature to select the ACPI State when the system is in sleep mode. Select<br />

S1 (CPU_Stop_Clock) to erase all CPU caches and stop executing instructions.<br />

Power to the CPU(s) and RAM is maintained, but RAM is refreshed. Select Suspend<br />

to use power-reduced mode. Power will only be supplied to limited components<br />

(such as RAMs) to maintain the most critical functions of the system. The options<br />

are S1 (CPU_Stop_Clock), Suspend and Disabled.<br />

NUMA (NON-Uniform Memory Access)<br />

This feature enables the Non-Uniform Memory Access ACPI support. The options<br />

are Enabled and Disabled.<br />

High Precision Event Timer<br />

Select Enabled to activate the High Precision Event Timer (HPET) that produces<br />

periodic interrupts at a much higher frequency than a Real-time Clock (RTC) does<br />

in synchronizing multimedia streams, providing smooth playback, reducing the dependency<br />

on other timestamp calculation devices, such as an x86 RDTSC Instruction<br />

embedded in the CPU. The High Performance Event Timer is used to replace<br />

the 8254 Programmable Interval Timer. The options are Enabled and Disabled.<br />

Intel ME Subsystem Configuration<br />

This feature displays the following ME Subsystem Configuration settings.<br />

• ME BIOS Interface Version<br />

• ME Version<br />

4-23

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!