11.07.2015 Views

ATMega chip full datasheet - UCSD Department of Physics

ATMega chip full datasheet - UCSD Department of Physics

ATMega chip full datasheet - UCSD Department of Physics

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

ATmega48A/PA/88A/PA/168A/PA/328/PFigure 18-9. Timer/Counter Timing Diagram, with Prescaler (f clk_I/O /8)clk I/Oclk Tn(clk I/O/8)TCNTn MAX - 1 MAX BOTTOM BOTTOM + 1TOVnFigure 18-10 shows the setting <strong>of</strong> OCF2A in all modes except CTC mode.Figure 18-10. Timer/Counter Timing Diagram, Setting <strong>of</strong> OCF2A, with Prescaler (f clk_I/O /8)clk I/Oclk Tn(clk I/O /8)TCNTnOCRnx - 1 OCRnx OCRnx + 1 OCRnx + 2OCRnxOCRnx ValueOCFnxFigure 18-11 shows the setting <strong>of</strong> OCF2A and the clearing <strong>of</strong> TCNT2 in CTC mode.Figure 18-11. Timer/Counter Timing Diagram, Clear Timer on Compare Match mode, with Prescaler(f clk_I/O /8)clk I/Oclk Tn(clk I/O /8)TCNTn(CTC)TOP - 1 TOP BOTTOM BOTTOM + 1OCRnxTOPOCFnx8271D–AVR–05/11156

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!