12.07.2015 Views

Ultralow power ARM-based 32-bit MCU with 384 Kbytes Flash ... - Keil

Ultralow power ARM-based 32-bit MCU with 384 Kbytes Flash ... - Keil

Ultralow power ARM-based 32-bit MCU with 384 Kbytes Flash ... - Keil

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Electrical characteristicsSTM<strong>32</strong>L162VD, STM<strong>32</strong>L162ZD, STM<strong>32</strong>L162QD, STM<strong>32</strong>L162RDFigure 22.Synchronous non-multiplexed PSRAM write timings Table 41. Synchronous non-multiplexed PSRAM write timings (1)(2)Symbol Parameter Min Max Unitt w(CLK) FSMC_CLK period 2*T HCLK nst d(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x = 0...2) TBD nst d(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x = 0...2) TBD nst d(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low TBD nst d(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high TBD nst d(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x = 16...25) 0 nst d(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x = 16...25) TBD nst d(CLKL-NWEL) FSMC_CLK low to FSMC_NWE low TBD nst d(CLKL-NWEH) FSMC_CLK low to FSMC_NWE high TBD nst d(CLKL-Data) FSMC_D[15:0] valid data after FSMC_CLK low TBD nst su(NWAITV-CLKH) FSMC_NWAIT valid before FSMC_CLK high TBD nst h(CLKH-NWAITV) FSMC_NWAIT valid after FSMC_CLK high TBD nst d(CLKL-NBLH) FSMC_CLK low to FSMC_NBL high TBD ns1. C L = 15 pF.2. Preliminary values.86/124 Doc ID 022268 Rev 2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!