26.12.2012 Views

Tech Hardware Supply Chain - Gazhoo

Tech Hardware Supply Chain - Gazhoo

Tech Hardware Supply Chain - Gazhoo

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Bhavin Shah<br />

(852) 2800-8538<br />

bhavin.a.shah@jpmorgan.com<br />

Asia Pacific Equity Research<br />

20 April 2009<br />

<strong>Tech</strong>nology transitions in front-end manufacturing:<br />

Challenge and opportunity for capital equipment vendors<br />

Wafer manufacturing has been witnessing technological changes over years. The<br />

semiconductor manufacturing process transition from 90nm to 45nm is facing many<br />

challenges and creating opportunities for capital equipment vendors. 300mm now has<br />

65% penetration and companies are looking for the transition to 450mm.<br />

45nm process technology roadmap<br />

In 2H07, Intel became the first logic chipmaker to enter volume production using the<br />

45nm (nanometer) process technology. As logic device makers initiate 45nm volume<br />

production, increasing device complexity will continue to present new challenges<br />

and drive major changes in semiconductor manufacturing. These include the<br />

introduction of new materials as well as evolving device architectures and<br />

manufacturing techniques, which create the need for a more complex set of capital<br />

equipment. Major manufacturing changes occurring in advanced logic devices and<br />

the effects on the capital equipment industry will be:<br />

• The number of wafer passes for an advanced logic device will increase by<br />

approximately 35%, to 547 wafer passes from 404, at the 45nm technology<br />

node versus 90nm. This directly results in the need to purchase a larger capital<br />

equipment tool set to produce the same number of devices at 45nm versus 90nm.<br />

• For the first time since the start of the semiconductor industry, radical new<br />

materials will be incorporated into the transistor in the form of metal gates<br />

and “high k” dielectrics (insulators). Additionally, the widespread use of<br />

“strained silicon” technology adds incremental layers and complexity to the<br />

overall transistor design.<br />

• Immersion lithography will be adopted into mainstream production. This<br />

new technology, which is “wet” 193nm ArF, coupled with the continued overall<br />

mix shift towards more advanced “dry” 248nm KrF and 193nm ArF (i.e., DUV)<br />

tools, will result in an estimated 50% increase in blended ASPs for a suite of<br />

photolithography systems for 45nm chip production versus 90nm, in our view.<br />

Three core areas of technology change at 45nm<br />

In the move to the 45nm technology node, we have classified important technology<br />

changes into the following three broad categories:<br />

• Patterning: The creation of device features versus lithography which is the<br />

exposure of an image that is part of the patterning process after deposition and<br />

before etch.<br />

• Transistor engineering: Front-end of line (FEOL) device processing (essentially<br />

on/off switches).<br />

• Interconnect formation: Back-end of line (BEOL) interconnect formation (like<br />

wires connecting light switches together).<br />

Table 168 summarizes the most important changes for logic chips within these areas.<br />

307

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!