26.10.2012 Views

Statement List (STL) - DCE FEL ČVUT v Praze

Statement List (STL) - DCE FEL ČVUT v Praze

Statement List (STL) - DCE FEL ČVUT v Praze

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Word Logic Instructions<br />

13.5 AD AND Double Word (32-Bit)<br />

Format<br />

AD<br />

AD <br />

Address Data type Description<br />

DWORD,<br />

32-bit constant<br />

Description of instruction<br />

Status word<br />

Bit pattern to be combined with ACCU 1 by<br />

AND<br />

AD (AND double word) combines the contents of ACCU 1 with ACCU 2 or a 32-bit<br />

constant bit by bit according to the Boolean logic operation AND. A bit in the result<br />

double word is "1" only when the corresponding bits of both double words combined<br />

in the logic operation are "1". The result is stored in ACCU 1. ACCU 2 (and ACCU 3<br />

and ACCU 4 for CPU’s with four ACCUs) remains unchanged. The status bit CC 1 is<br />

set as a result of the operation (CC 1 = 1 if result is unequal to zero). The status word<br />

bits CC 0 and OV are reset to 0.<br />

AD: Combines ACCU 1 with ACCU 2.<br />

AD : Combines ACCU 1 with a 32-bit constant.<br />

BR CC 1 CC 0 OV OS OR STA RLO /FC<br />

writes: - x 0 0 - - - - -<br />

<strong>Statement</strong> <strong>List</strong> (<strong>STL</strong>) for S7-300 and S7-400 Programming<br />

13-8 A5E00706960-01

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!