Full-Custom Layout of an SRAM-Based FPGA - University of Toronto

More documents

Recommendations

Info

All the cells passed DRC <strong>an</strong>d LVS. Here is the LVS for the major blocks. LogicElement @(#)$CDS: LVS version 4.4.5 04/20/2000 16:37 (cds11182) $ Like matching is enabled. Net swapping is enabled. Using terminal names as correspondence points. Net-list summary for /zvonko/r/r0/fort/cmosp35/LVS/layout/netlist count 116 nets 22 terminals 153 nfet 83 pfet Net-list summary for /zvonko/r/r0/fort/cmosp35/LVS/schematic/netlist count 116 nets 22 terminals 153 nfet 83 pfet Terminal correspondence points 1 clock 2 in 3 in 4 in 5 in 6 out 7 prog_data 8 prog_data 9 prog_data 10 prog_data 11 prog_datab 12 prog_datab 13 prog_datab 14 prog_datab 15 program 16 program 17 program 18 program 19 program 20 set_reset 21 vdd! 22 vss! The net-lists match. layout schematic inst<strong>an</strong>ces un-matched 0 0 rewired 0 0 size errors 0 0 pruned 0 0 active 236 236
total 236 236 nets un-matched 0 0 merged 0 0 pruned 0 0 active 116 116 total 116 116 terminals un-matched 0 0 matched but different type 0 0 total 22 22 Probe files from /zvonko/r/r0/fort/cmosp35/LVS/schematic devbad.out: netbad.out: mergenet.out: termbad.out: prunenet.out: prunedev.out: audit.out: Probe files from /zvonko/r/r0/fort/cmosp35/LVS/layout devbad.out: netbad.out: mergenet.out: termbad.out: prunenet.out: prunedev.out: audit.out:
Page 1 and 2:
UNIVERSITY OF TORONTO ECE1388 VLSI
Page 3 and 4:
There has been a great deal of stud
Page 5 and 6:
The final design contains 48 pins.
Page 7 and 8:
[1] V. Betz, J. Rose, and A. Marqua
Page 9 and 10:
1. FPGA Design The purpose of this
Page 12 and 13:
3. Logic Element The logic element
Page 15 and 16:
4. Routing Routing consists of the
Page 18 and 19:
5. Programming Circuitry We are goi
Page 20 and 21:
Caculate SRAMs in logic Block: Logi
Page 22 and 23:
Appendix C Cell Circuit Design Repo
Page 24 and 25:
Each wire is connected to another t
Page 26 and 27:
There are two new components in thi
Page 28 and 29:
Pass transistors that connect outpu
Page 30 and 31:
Since this connection box only cont
Page 32 and 33: Feedback Buffer: The feedback buffe
Page 34 and 35: The following two circuits are the
Page 36 and 37: NAND:
Page 38 and 39: The following two figures the circu
Page 41 and 42: Schematic Description of program_ro
Page 43 and 44: Figure 2: program_col Schematic Fig
Page 45 and 46: Figure 5: Clock Input to program_ro
Page 47 and 48: Figure 9: Output of Program Figure
Page 53 and 54: Figure 21: Output of Program_data F
Page 55 and 56: Appendix D Full Schematic Design Re
Page 57 and 58: To test the individual tile, and th
Page 59 and 60: To test the tile, we implement the
Page 61: The first figure shows the programm
Page 64 and 65: The three by three array of tiles c
Page 66 and 67: tiles, and then an array of four by
Page 68 and 69: Appendix E Layout of the Cells Repo
Page 70 and 71: The SRAM cell is one our base cells
Page 72 and 73: Switch box interconnects the wiring
Page 74 and 75: Inverters are standard design, as w
Page 76 and 77: 4-to-1 multiplexer is made out of 3
Page 78 and 79: Connection Box Bottom Connection bo
Page 80 and 81: The Input_to_LE cell was designed u
Page 84 and 85: connection_box_right: @(#)$CDS: LVS
Page 86 and 87: connect_box_bottom: @(#)$CDS: LVS v
Page 88 and 89: Switchbox: @(#)$CDS: LVS version 4.
Page 90 and 91: prunenet.out: prunedev.out: audit.o
Page 92 and 93: Logic Element The Logic Element cel
Page 94 and 95: Connection Right Block The Connecti
Page 96 and 97: Switch Block Layout Figure Tile Blo
Page 98 and 99: Program Row Tile Block The Program
Page 100 and 101: Program Column Tile Block The Progr
Page 103 and 104: FPGA Top-Level Schematic:
Page 105 and 106: The net-lists match. layout schemat
show all

Full-Custom Layout of an SRAM-Based FPGA - University of Toronto

Create successful ePaper yourself

Delete template?

Save as template?