Full-Custom Layout of an SRAM-Based FPGA - University of Toronto

More documents

Recommendations

Info

Switch Block Layout Figure Tile Block
The Tile block cell was designed to connect tiles in each of the four sides of the tile. It is designed in a hierarchal manner as all components are instances of smaller levels of design as seen the schematic figure below. The tile consists of 4 major components, Logic Element, Connection Bottom Block, Connection Right Block, and Switch Block. All 4 components were designed to minimize the area taken up by the tile. The area taken up by the tile block is 92.5u x 102.85u (h x w) as seen in the layout figure below. It was designed to align with the Program Column Tile block and Program Row Tile Block. Tile Schematic Figure Tile Layout Figure
Page 1 and 2:
UNIVERSITY OF TORONTO ECE1388 VLSI
Page 3 and 4:
There has been a great deal of stud
Page 5 and 6:
The final design contains 48 pins.
Page 7 and 8:
[1] V. Betz, J. Rose, and A. Marqua
Page 9 and 10:
1. FPGA Design The purpose of this
Page 12 and 13:
3. Logic Element The logic element
Page 15 and 16:
4. Routing Routing consists of the
Page 18 and 19:
5. Programming Circuitry We are goi
Page 20 and 21:
Caculate SRAMs in logic Block: Logi
Page 22 and 23:
Appendix C Cell Circuit Design Repo
Page 24 and 25:
Each wire is connected to another t
Page 26 and 27:
There are two new components in thi
Page 28 and 29:
Pass transistors that connect outpu
Page 30 and 31:
Since this connection box only cont
Page 32 and 33:
Feedback Buffer: The feedback buffe
Page 34 and 35:
The following two circuits are the
Page 36 and 37:
NAND:
Page 38 and 39:
The following two figures the circu
Page 41 and 42:
Schematic Description of program_ro
Page 43 and 44:
Figure 2: program_col Schematic Fig
Page 45 and 46: Figure 5: Clock Input to program_ro
Page 47 and 48: Figure 9: Output of Program Figure
Page 53 and 54: Figure 21: Output of Program_data F
Page 55 and 56: Appendix D Full Schematic Design Re
Page 57 and 58: To test the individual tile, and th
Page 59 and 60: To test the tile, we implement the
Page 61: The first figure shows the programm
Page 64 and 65: The three by three array of tiles c
Page 66 and 67: tiles, and then an array of four by
Page 68 and 69: Appendix E Layout of the Cells Repo
Page 70 and 71: The SRAM cell is one our base cells
Page 72 and 73: Switch box interconnects the wiring
Page 74 and 75: Inverters are standard design, as w
Page 76 and 77: 4-to-1 multiplexer is made out of 3
Page 78 and 79: Connection Box Bottom Connection bo
Page 80 and 81: The Input_to_LE cell was designed u
Page 82 and 83: All the cells passed DRC and LVS. H
Page 84 and 85: connection_box_right: @(#)$CDS: LVS
Page 86 and 87: connect_box_bottom: @(#)$CDS: LVS v
Page 88 and 89: Switchbox: @(#)$CDS: LVS version 4.
Page 90 and 91: prunenet.out: prunedev.out: audit.o
Page 92 and 93: Logic Element The Logic Element cel
Page 94 and 95: Connection Right Block The Connecti
Page 98 and 99: Program Row Tile Block The Program
Page 100 and 101: Program Column Tile Block The Progr
Page 103 and 104: FPGA Top-Level Schematic:
Page 105 and 106: The net-lists match. layout schemat
show all

Full-Custom Layout of an SRAM-Based FPGA - University of Toronto

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?