01.06.2013 Views

Configuration and Remote System Upgrades in Cyclone IV ... - Altera

Configuration and Remote System Upgrades in Cyclone IV ... - Altera

Configuration and Remote System Upgrades in Cyclone IV ... - Altera

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

8–34 Chapter 8: <strong>Configuration</strong> <strong>and</strong> <strong>Remote</strong> <strong>System</strong> <strong>Upgrades</strong> <strong>in</strong> <strong>Cyclone</strong> <strong>IV</strong> Devices<br />

<strong>Configuration</strong><br />

To ensure DCLK <strong>and</strong> DATA[0] are not left float<strong>in</strong>g at the end of configuration, the<br />

MAX II device must drive them either high or low, whichever is convenient on your<br />

board. The DATA[0] p<strong>in</strong> is available as a user I/O p<strong>in</strong> after configuration. In the PS<br />

scheme, the DATA[0] p<strong>in</strong> is tri-stated by default <strong>in</strong> user mode <strong>and</strong> must be driven by<br />

the external host device. To change this default option <strong>in</strong> the Quartus II software,<br />

select the Dual-Purpose P<strong>in</strong>s tab of the Device <strong>and</strong> P<strong>in</strong> Options dialog box.<br />

The configuration clock (DCLK) speed must be below the specified system frequency to<br />

ensure correct configuration. No maximum DCLK period exists, which means you can<br />

pause configuration by halt<strong>in</strong>g DCLK for an <strong>in</strong>def<strong>in</strong>ite amount of time.<br />

The external host device can also monitor CONF_DONE <strong>and</strong> INIT_DONE to ensure<br />

successful configuration. The CONF_DONE p<strong>in</strong> must be monitored by the external device<br />

to detect errors <strong>and</strong> to determ<strong>in</strong>e when programm<strong>in</strong>g is complete. If all configuration<br />

data is sent, but CONF_DONE or INIT_DONE has not gone high, the external device must<br />

reconfigure the target device.<br />

Figure 8–14 shows how to configure multiple devices us<strong>in</strong>g an external host device.<br />

This circuit is similar to the PS configuration circuit for a s<strong>in</strong>gle device, except that<br />

<strong>Cyclone</strong> <strong>IV</strong> devices are cascaded for multi-device configuration.<br />

Figure 8–14. Multi-Device PS <strong>Configuration</strong> Us<strong>in</strong>g an External Host<br />

ADDR<br />

Memory<br />

DATA[0]<br />

External Host<br />

(MAX II Device or<br />

Microprocessor)<br />

Notes to Figure 8–14:<br />

V CCIO (1) V CCIO (1)<br />

10 k<br />

10 k<br />

GND<br />

<strong>Cyclone</strong> <strong>IV</strong> Device 1<br />

CONF_DONE<br />

nSTATUS<br />

nCE nCEO<br />

DATA[0] (5)<br />

nCONFIG<br />

DCLK (5)<br />

Buffers (5)<br />

MSEL[ ]<br />

V CCIO (2)<br />

CONF_DONE<br />

nSTATUS<br />

nCE nCEO N.C. (3)<br />

DATA[0] (5)<br />

nCONFIG<br />

DCLK (5)<br />

(1) The pull-up resistor must be connected to a supply that provides an acceptable <strong>in</strong>put signal for all devices <strong>in</strong> the<br />

cha<strong>in</strong>. VCC must be high enough to meet the VIH specification of the I/O on the device <strong>and</strong> the external host.<br />

(2) Connect the pull-up resistor to the VCCIO supply voltage of the I/O bank <strong>in</strong> which the nCE p<strong>in</strong> resides.<br />

(3) The nCEO p<strong>in</strong> is left unconnected or used as a user I/O p<strong>in</strong> when it does not feed the nCE p<strong>in</strong> of another device.<br />

(4) The MSEL p<strong>in</strong> sett<strong>in</strong>gs vary for different configuration voltage st<strong>and</strong>ards <strong>and</strong> POR time. To connect the MSEL p<strong>in</strong>s,<br />

refer to Table 8–3 on page 8–8, Table 8–4 on page 8–8, <strong>and</strong> Table 8–5 on page 8–9. Connect the MSEL p<strong>in</strong>s directly<br />

to VCCA or GND.<br />

(5) All I/O <strong>in</strong>puts must ma<strong>in</strong>ta<strong>in</strong> a maximum AC voltage of 4.1 V. DATA[0] <strong>and</strong> DCLK must fit the maximum overshoot<br />

outl<strong>in</strong>ed <strong>in</strong> Equation 8–1 on page 8–5.<br />

<strong>Cyclone</strong> <strong>IV</strong> Device H<strong>and</strong>book, February 2013 <strong>Altera</strong> Corporation<br />

Volume 1<br />

(4)<br />

10 k<br />

<strong>Cyclone</strong> <strong>IV</strong> Device 2<br />

MSEL[ ] (4)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!