Design and Realization of a Prototype Hardware Platform for ...

More documents

Recommendations

Info

loadRXfifoReset : in std_logic; -- Reset the FIFO and load the first 32 bitsFifoEmptyFifoFullreadFIFOrxOKcheck if it was written!);end RX_fifo;: out std_logic; -- 1 if the buffer is empty: out std_logic; -- 1 if the buffer is full: out std_logic -- 1 if the output comes from a valid memory address. Doesn'tarchitecture structural of RX_fifo is-------------------------------------------signal ReadPointer : std_logic_vector(5 downto 0); -- The bottom of the stacksignal WritePointer : std_logic_vector(5 downto 0); -- The top of the stacktype Mem is array (40 downto 0) of std_logic_vector(31 downto 0);signal Memory : Mem;signal writeEn, readEn, FifoEmpty_tmp, FifoFull_tmp, readOk_tmp : std_logic;-- Small state machine for the buffered loadRXfifo and loadRXfifoResettype state is (normal, loadFifo, loadFifoReset, waitReleaseFifo, waitReleaseFifoReset);signal currentstate, futurestate: state;signal bufferedLoadRXfifo, loadRXfifoBuf, loadRXfifoResetBuf, bufferedLoadRXfifoReset : std_logic;begin-- Takes care of incrementing the write pointerWriteAddr:process(clk,reset)beginif (reset = '1') thenWritePointer
end process;-- Bufferize the signals, the next state of the FSM is based on this-- input, and if it is not stable at the rising edge of the clock (24MHz, not clkRXsync!),-- it doesn't work!!!buf:process (clk, reset)beginif reset = '1' thenloadRXfifoBuf
Page 1 and 2:
EPFL - Swiss Federal Institute of T
Page 3 and 4:
The MegaWatch Wireless PlatformMast
Page 5 and 6:
Page 7 and 8:
Page 9 and 10:
Page 11 and 12:
Page 13:
Page 16 and 17:
Page 18 and 19:
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
The MegaWatch project : Alim boardW
Page 88 and 89:
MEGAWATCHLSM E.Corthay MFG_DATE: 01
Page 90 and 91:
68591056.3577.2231927.11.03LSM-LAP
Page 92 and 93:
3213434121243214321551K1K1K1KR10R11
Page 94 and 95:
EPFL ACORT Mon Dec 1 08:47:30 2003
Page 96 and 97:
Component Report MEGAWATCHmegawatch
Page 98 and 99:
Single Node Nets Report MEGAWATCHme
Page 100 and 101:
Qii8i¡,//4$-r G D/- ’KK•-4K*M.
Page 102 and 103:
EPFL ACORT Thu 22.01.2004 11:21 Dra
Page 104 and 105:
EPFL ACORT Thu Jan 22 11:21:21 2004
Page 106 and 107:
Component Report SABUSALIMsabusalim
Page 108 and 109:
BOM Report SABUSALIMsabusalim_gloss
Page 111 and 112: ¬†hx€ƒq‚}ƒr r {o{€ H:
Page 113 and 114: {€}~{ƒ~€z’{r~{{}€rq~h „k
Page 115 and 116: Signal Page Ref ROKEPXA_Brokepxa Th
Page 117 and 118: 10000000000100NC1510KR119U11VALD19B
Page 119 and 120: EPFL ACORT Thu Jan 29 11:01:36 2004
Page 125 and 126: Component Report ROKEPXA_Brokepexa_
Page 131 and 132: BOM Report ROKEPXA_Brokepexa_gloss
Page 133 and 134: Power Pins Report ROKEPXA_Brokepexa
Page 135 and 136: Extensions Milli-BUS RokEPXAA24 MB_
Page 137 and 138: Extensions Milli-BUS RokEPXAA24 SPI
Page 139 and 140: 24 MHzrf_TRX_moduletxSpeed3 = ctrl3
Page 141 and 142: -- Modify here if you change the st
Page 143 and 144: doEmerBut => doEmerBut,inhibitEmer
Page 145 and 146: xFifoReadEn -- ctrlreg32if (writeE
Page 147 and 148: futurestate txBusyTmp
Page 149 and 150: egPayload
Page 151 and 152: edge)-- If we reached the end of th
Page 153 and 154: -- ################################
Page 155 and 156: RxStbis in std-by)TxStbis in std-by
Page 157 and 158: when idleRx =>rxEn
Page 159 and 160: uf:process (clk, reset)beginif rese
Page 161: ReadPointer
Page 165 and 166: when emerPressed =>bufferedEmerButt
Page 167 and 168: process (clk, reset)beginif (reset=
Page 169 and 170: component sreg8port ( clk : in std_
Page 171 and 172: -- Signals to and from the TXchip_e
Page 173 and 174: component IO_Ctrlport ( clkclkTXres
Page 175 and 176: File: avalon_bus.vhd[…]-- Above:
Page 177 and 178: eginif reset = '1' thencurrentstate
Page 179 and 180: ----------------------------------s
Page 181 and 182: The MegaWatch Wireless PlatformMast
Page 187: The MegaWatch Wireless PlatformMast
show all

Design and Realization of a Prototype Hardware Platform for ...

Create successful ePaper yourself

Delete template?

Save as template?