Design and Realization of a Prototype Hardware Platform for ...
Design and Realization of a Prototype Hardware Platform for ...
Design and Realization of a Prototype Hardware Platform for ...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
The MegaWatch Wireless <strong>Plat<strong>for</strong>m</strong>Master's Thesis - Emanuel Corthay16 APPENDICESFigure 44 Quartus IIIn Device –> Device <strong>and</strong> Pin options -> Select Unused PIN as input – tri-stated !SOPC BuilderSOPC Builder is an automated system development tool that dramatically simplifies the task <strong>of</strong>creating <strong>and</strong> verifying high-per<strong>for</strong>mance SOPC designs. The tool accelerates the system definition,integration, <strong>and</strong> validation phases <strong>of</strong> SOPC development. Using SOPC one can define a completesystem, from hardware to s<strong>of</strong>tware, within one tool <strong>and</strong> in a fraction <strong>of</strong> the time <strong>of</strong> traditionalsystem-on-a-chip (SOC) design. SOPC Builder is integrated within the Quartus II s<strong>of</strong>tware to giveFPGA designers immediate access to this development tool. Just double click in Quartus, in thesystem view (BDF), on the represented system shown on Figure 44.
Change language