12.07.2015 Views

Wireless Ad Hoc and Sensor Networks

Wireless Ad Hoc and Sensor Networks

Wireless Ad Hoc and Sensor Networks

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

286 <strong>Wireless</strong> <strong>Ad</strong> <strong>Hoc</strong> <strong>and</strong> <strong>Sensor</strong> <strong>Networks</strong>TABLE 6.4G4-SSN CapabilitiesI c @ 3.3 V[mA]Flash Memory[bytes]RAM[bytes]ADC SamplingRate [kHz] Form-Factor MIPSG4-SSN 35 128k 8448 100 @ 10/12-bit 100-pin LQFP 1006.11.1.3 ADF7020 ISM B<strong>and</strong> TransceiverADF7020 ISM b<strong>and</strong> transceiver is used as the physical layer for the implementationof the DAPC protocol. The major advantage given by theADF7020 is the freedom in controlling various physical layer properties,including operating frequency, output power, data rate, <strong>and</strong> modulationscheme. These features are essential in evaluating new wireless protocols,which require physical level access (Table 6.5). In the implementation ofDAPC, direct access RSSI reading <strong>and</strong> output power are used. In addition,the low power consumption of this transceiver is suitable for embeddedsensor network applications.6.11.1.4 LimitationsHardware implementation of any algorithm is constrained by the limitationsof the hardware. With a single-chip software layered architecture, the microprocessormust simultaneously h<strong>and</strong>le data communication with radio transceivers,internal processing, <strong>and</strong> applications. Therefore, the 8-bit processingpower limits the data rate at which the radio transceivers can operate. Currently,a maximum data rate of 48 kbps has been successfully tested. Quantizationis another issue faced in hardware <strong>and</strong> cannot be avoided.Quantization means that the hardware does not provide enough precision asdesired by the algorithm, such as in calculation, A/D or digital-to-analogconverter. In the implementation of the DAPC, the signal strength reading isonly accurate up to 0.5 dB <strong>and</strong> power control is limited to 0.3-mW steps.These limitations must be treated to reduce the effects on the algorithm.TABLE 6.5AD7020 CapabilitiesFeatureFrequency b<strong>and</strong>sData ratesOutput powerRSSIModulationPower consumptionCapabilities431 MHz ~ 478 MHz <strong>and</strong> 862 MHz ~ 956 MHz0.15 kbps to 200 kbps16–+13 dBm in 0.3 dBm steps6-bit digital readbackFSK, ASK, GFSK19 mA in receive, 28 mA in transmit (10 dBm)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!