Xcell Journal: The authoritative journal for programmable ... - Xilinx

More documents

Recommendations

Info

EMBEDDED SYSTEMS The MCNC-RDI has developed a NASA-funded OBS protocol implementation, called JIT (Just-In-Time), which recently achieved successful testing in an ATDnet (Advanced Technology Demonstration network) testbed. Established by the Defense Advanced Research Projects Agency (DARPA) for demonstrating advanced networking technology, the all-optical ATDnet runs at 2.5 Gbps through six sites using eight wavelengths and wavelength division multiplexing (WDM) switches. The testbed included applications in multiple areas like optical networking, network security, and networked information systems. Technology Overview WDM is a method of transmitting data from different sources over the same fiber-optic link at the same time; each data channel is carried on its own unique wavelength. The result is a link with an aggregate bandwidth that increases with the number of wavelengths employed. In this way, WDM technology can maximize the use of the available fiber-optic infrastructure – what would normally require two or more fiber links will now require only one. WDM technologies primarily differ in the number of available channels. Coarse wave division multiplexing (CWDM) combines as many as 16 wavelengths onto a single fiber; dense wave division multiplexing (DWDM) combines as many as 64 wavelengths onto a single fiber. With DWDM technology, the wavelengths are closer together than CWDM, meaning that transponders are generally more complex and expensive than CWDM. However, with DWDM, the advantage is a much higher density of wavelengths, and also longer distance. DWDM is emerging as a preferred solution for providing scalable and efficient optical networking technologies of the future. The key objective of the hardware-based OBS protocol implementation is to dynamically manage commercially available WDM switches. An OBS network comprises OBS network controllers and clients with OBS network interface cards CALLING HOST CALLING SWITCH CALLED SWITCH CALLED HOST SETUP ACK SETUP RELEASE CROSSCONNECT CONFIGURED FOR EXPLICIT RELEASE CONNECT (NICs). OBS network controllers direct the optical data bursts received from a source-client OBS NIC to a destinationclient OBS NIC. Advances in Xilinx FPGA technology have made it possible for the MCNC-RDI to build a NIC that implements the JIT signaling protocol for an OBS network. The OBS NIC uses DWDM technology to transmit and receive data optically on specific wavelengths and is capable of handling data rates as high as 1.25 Gbps. The NIC card can be tuned dynamically to as many as eight different DWDM wavelengths. In the JIT protocol, a control packet reserves a wavelength channel in the network for a period of time L equal to the burst length, starting at the expected arrival time R (this can be adjusted by the number of hops that a burst needs to travel and the processing time at each intermediate node). If the reservation is successful, the control packet adjusts the offset time for the next hop and forwards it on. If the reservation is not successful, the burst will be blocked and the packet will be discarded. SETUP OPTICAL BURST CONNECT Figure 1 – JIT signaling scheme SETUP CONNECT RELEASE Because JIT is a one-way reservation protocol, buffering does not occur at the node level, thus reducing any latency. Implementation of JIT with an efficient scheduling algorithm can further decrease the probability of burst loss. The JIT protocol uses a SETUP message to announce a burst in the OBS network. Each optical burst of data, comprising some number of contiguous packets destined for a specific destination, is sent immediately after the node receives a SETUP ACK from the ingress OBS node. An out-of-band SETUP message is sent across all switches before this step to prepare all path switches for the burst data. OBS does not use any optical buffering or packet parsing. For a long burst, a KEEPALIVE message may be required to keep all switches in active state. The JIT signaling scheme is shown in Figure 1. The Role of the FPGA The development of the OBS NIC was enabled by the availability of integrated high-speed multi-gigabit RocketIO 30 Xcell Journal Winter 2004
Ethernet on Host Host Messages GigE Link transceivers in the Virtex-II Pro FPGA, allowing high-speed data streams (1-10 Gbps) to directly reach the core of the FPGA for processing. Dense FPGA logic available in the Virtex-II Pro FPGA facilitates implementation of complex state machines of the JIT protocol. The availability of embedded IBM PowerPC 405 processors in the Virtex-II Pro FPGA allows implementation of complex sched- Network FIFO add connection delete connection PCS/PMA MAC Host FIFO JIT Processing Idle new message Parse Msgs new connection FPGA Prototyping Board FPGA JIT Engine MAC MAC PCS/PMA PCS/PMA GigE Link GigE Link Transmitter Control Receiver Control Figure 2 – Architecture of OBS NIC Process SMM Generic Msgs existing connection Process Msgs Timing FIFO no new message Figure 3 – FSM system flow diagram search connection update connection To/From Controller Optical Frontend Card Unable Tx Unable Rx uling algorithms and timers associated with the JIT protocol. The OBS NIC contains a Virtex-II Pro XC2VP20 FPGA. Three Gigabit Ethernet channels are used in this implementation of the OBS NIC. The first channel on the OBS NIC connects to an off-the-shelf Gigabit Ethernet card plugged into the host. This channel carries data and host messages between the OBS NIC and the host. The second channel is for signaling and connects to the OBS network controller; it carries the JIT OBS signaling messages. The third channel is used as the data channel and is connected to the optical frontend card. The optical front-end card consists of an optical tunable transmitter and receiver. The OBS NIC generates the tuning commands for the laser and optical receivers on the optical front-end card. Figure 2 illustrates the architecture of the OBS NIC. The Virtex-II Pro FPGA on the OBS NIC uses a PCS/PMA core and a MAC layer to connect the external gigabit channels to the JIT engine. The JIT engine implements the JIT OBS protocol in the OBS NIC. Functionalities for both the source and destination EMBEDDED SYSTEMS state machines of the JIT OBS client are implemented in the JIT engine. The JIT engine processes three kinds of messages – messages from the host, signaling messages from the network, and internally generated timing messages. The JIT engine uses two functional state machines (FSM): the scheduling FSM, using a round-robin scheme, picks up a message from one of the three message queues (for different types of messages) and dispatches them for further processing, while the processing FSM is responsible for taking a message and processing that message. Several processing sub-modules can be activated by processing FSM as needed, such as a hashing module or a state machine module. Figure 3 diagrams the processing of messages in the JIT engine. Conclusion We believe that communications will be bi-modal within the next 25 years. All land lines will be optically based, with optical access to the user or device that is a client of the network. All backbone connections will be across optical trunks. Networking will be predominantly implemented in the “optical layer,” with little or no additional layering above it. Optical networks will be mostly a transparent transport media for applications. To meet the increasing demands of bandwidth and cost reduction, several technologies in the optical communications paradigm have been under intensive research. Just-In-Time signaling applied to the optical burst switching paradigm has the promise of being able to provide either circuit- or packet-switched services. JIT OBS implements the best of optical circuit switching and optical packet switching but avoids their shortcomings. JIT signaling aims to better utilize the variable parameters that can exist within both an optical and a wireless network, such as frequency availability and data-rate differences. For more information on the research conducted by MCNC-RDI in the field of optical networks, visit www.mcnc-rdi.org. Winter 2004 Xcell Journal 31 Optical Splitter/Coupler To/From PSC
Page 1 and 2: ISSUE 51, WINTER 2004 XCELL JOURNAL
Page 3 and 4: EDITOR IN CHIEF Carlis Collins edit
Page 5 and 6: W I N T E R 2 0 0 4, I S S U E 5 1
Page 7: function at smaller screen sizes up
Page 10 and 11: EMBEDDED SYSTEMS Sign of the Times
Page 12 and 13: EMBEDDED SYSTEMS The reconfigurable
Page 14 and 15: EMBEDDED SYSTEMS Considerations for
Page 16 and 17: EMBEDDED SYSTEMS TCP/IP Per-Byte Ov
Page 18 and 19: EMBEDDED SYSTEMS HW Design MLD File
Page 20 and 21: EMBEDDED SYSTEMS MicroBlaze and Pow
Page 22 and 23: EMBEDDED SYSTEMS Figure 2 - A softw
Page 24 and 25: ILMB EMBEDDED SYSTEMS JTAG I-OPB Du
Page 26 and 27: EMBEDDED SYSTEMS A Scalable Softwar
Page 28 and 29: through simple cable connections su
Page 32 and 33: So Many Gates So Few Dollars The ha
Page 34 and 35: The second approach is to include d
Page 36 and 37: Virtex-4 FX devices include built-i
Page 39 and 40: Taking Digital Signal Processing to
Page 41 and 42: Functional % of Run-Time Blocks Tot
Page 43 and 44: esidual. But, unlike previous stand
Page 45 and 46: tool that allows the graphical desi
Page 47 and 48: Figure 6 - Spectrum scope displayin
Page 49 and 50: Figure 1 - DSP Co-Processing Design
Page 51 and 52: DIGITAL SIGNAL PROCESSING Using Sys
Page 53 and 54: Figure 4 - J.83 Annex A/C modulator
Page 55 and 56: Design Example Usage The J.83 modul
Page 57 and 58: The tool provides high-level abstra
Page 59 and 60: process and accelerate the design c
Page 61 and 62: Figure 1 - The Virtex-4 FPGA offers
Page 63 and 64: y Daniel E. Michek Staff Field Appl
Page 65 and 66: same address location, thus increas
Page 67 and 68: Percent Defects 70 60 50 40 30 20 1
Page 69 and 70: typical application is the digital
Page 71 and 72: The Memec P160 Analog Module is a d
Page 73 and 74: X-ray X-ray vision vision for for y
Page 75 and 76: provides more than enough processin
Page 77 and 78: PPC. This FIFO allows the relativel
Page 79 and 80: I would like to see Xilinx System G
Page 81 and 82:
Early Access: The Designer’s Edge
Page 83:
Agilent Signal 250 Khz - 3Ghz Agile
Page 86 and 87:
86 Xcell Journal Winter 2004
Page 88 and 89:
88 Xcell Journal Winter 2004
Page 90 and 91:
We picked [9 Xilinx Virtex-II Pro d
Page 92 and 93:
LIN Bus - A Cost-Effective Alternat
Page 94 and 95:
Automotive Cost Speed Network Per N
Page 96 and 97:
Education Services Trims Your Learn
Page 99 and 100:
Board of Education The UNM FPGA pro
Page 101 and 102:
FPGAs Ensure Flexible and Adaptable
Page 103 and 104:
ing great implications for IP syste
Page 105 and 106:
System Communications Developing ap
Page 107 and 108:
Forthcoming developments in future
Page 109 and 110:
Why Prototype? The complexity assoc
Page 112 and 113:
Xilinx Virtex-4 FPGAs http://www.xi
Page 114:
TI Power Solutions: Power Behind Yo
show all

Xcell Journal: The authoritative journal for programmable ... - Xilinx

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?