09.03.2013 Views

Processor Local Bus Functional Model Toolkit User's Manual

Processor Local Bus Functional Model Toolkit User's Manual

Processor Local Bus Functional Model Toolkit User's Manual

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

• Error 2.11.4<br />

An error message is issued when a slave asserts is Sln_wrDAck after it has already been asserted<br />

for the last write data transfer of a burst write.<br />

• Error 2.11.5<br />

An error message is issued if more than one Sl_wrDAck is asserted during the same clock cycle.<br />

• Error 2.11.6<br />

An error message is asserted when this signal is asserted for a transfer that is outside of the<br />

slave’s assigned address space.<br />

• Error 2.11.7<br />

An error message is asserted when wrcomp is asserted for a burst transfer before the last wrdack<br />

of the burst is received.<br />

8.7.12 Sln_wrComp<br />

The following error messages are issued for this signal:<br />

• Error 2.12.1<br />

An error message is issued when Sln_wrComp is asserted and PLB_wrBurst is active during the<br />

data phase of a burst write transfer.<br />

• Error 2.12.2<br />

An error message is issued when Sln_wrComp is active outside of allowed window i.e. from the<br />

assertion of Sln_addrAck to the assertion of Sln_wrComp.<br />

• Error 2.12.3<br />

An error message is issued when more than one slave asserts Sln_wrComp in the same clock.<br />

8.7.13 Sln_wrBTerm<br />

The following error messages are issued for this signal:<br />

• Error 2.13.1<br />

An error message is issued when Sln_wrBTerm is active outside of allowed window from the<br />

assertion of Sln_addrAck to the assertion of Sln_wrComp.<br />

• Warning 2.13.2<br />

A warning message is issued when Sln_wrBTerm is not asserted during a guarded burst transfer<br />

that crosses a 1k address boundary.<br />

• Note 2.13.3<br />

A note message is issued if this signal is asserted pre-maturely during a fixed length burst transfer.<br />

This means the wrbterm is asserted when there is more than one dack required to meet the<br />

number of expected dacks.<br />

8.7.14 Sln_rdD<strong>Bus</strong><br />

The following error messages are issued for this signal:<br />

84 <strong>Processor</strong> <strong>Local</strong> <strong>Bus</strong> <strong>Functional</strong> <strong>Model</strong> <strong>Toolkit</strong> Version 4.9.2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!