Design Challenges: Avoiding the Pitfalls, winning the game - Xilinx

More documents

Recommendations

Info

POWER MANAGEMENT Spartan-3 FPGA Power Management Solutions Linear Technology DC/DC converters power Spartan-3 devices. Linear Technology offers a broad range of regulators to simplify the design and selection of DC/DC converters to power the Xilinx ® Spartan-3 family of FPGAs. Our converters range from low dropout linear regulators to sophisticated dual-output switching controllers that offer high efficiency and on-chip power supply tracking. Linear’s free SwitcherCAD software allows quick and simple simulation of power supply designs. To download SwitcherCAD software, please visit www.nuhorizons.com/linear. Single Output Regulators for Spartan-3 FPGAs Core Voltage: 1.2V ≤200 mA ≤500 mA ≤2A-2.5A ≤3A-5A ≤25A 1.8V LTC3025 Linear LT3021 Linear LTC3026 Linear LT3150 Linear LTC3713 Controller LTC3713 Controller 2.5V to 5V LTC3405A Switcher LTC3406 Switcher LTC3412 Switcher ≤12V LT1616 Switcher ≤24V LT1934 Switcher LT1976 Switcher LT1767 Switcher LT1976 Switcher LT1767 Switcher LT1976 Switcher LT3431 Switcher LTC1778 Controller LT1976 Switcher LT3431 Switcher LTC1778 Controller LTC3414 Switcher LTC3801 Controller LTC1771 Controller LTC1778 Controller LT3431 Switcher LTC1778 Controller LTC3801 Controller LTC1773 Controller LTC3713 Controller LTC3832 Controller LTC1778 Controller LTC1778 Controller LTC1778 Controller LTC1778 Controller LTC1778 Controller www.nuhorizons.com/linear www.linear.com 62 Xcell Journal Third Quarter 2005
Versatile FPGA Power Solutions from National Semiconductor LM2743/44 Low-Voltage Synchronous Buck Controllers 3V to 6V (Bias) ON OFF Output power good LM2743 Typical application diagram V CC SD PGOOD LM2743 SS/TRK EAO GND HG ISEN LG FB Input power 1V to 16V V OUT = O.6V to 0.85 *V IN Up to 25A loads • Highly efficient 2A to 25A solution • Input voltage from 1V to 16V • Adjustable output voltage as low as 0.6V • Power-good flag and output enable • 1.5% reference accuracy over temperature • Current limit without sense resistor • Programmable softstart • Switching frequency from 50 kHz to 1 MHz • Available in small TSSOP-14 packaging The LM2743 and LM2744 are high-speed synchronous buck regulator controllers that drive external MOSFETs to supply as much as 25A of current. They can provide simple down conversion to output voltages as low as 0.6V. Although the control sections of the ICs are rated for 3 to 6V, the driver sections are designed to accept input supply rails as high as 16V. The use of adaptive non-overlapping MOSFET gate drivers helps avoid potential shoot-through problems while maintaining high efficiency. A wide range of switching frequencies from 50 kHz to 1 MHz gives Xilinx ® FPGA and system power supply designers the flexibility to make better trade-offs between component size, cost, and efficiency. A versatile softstart and tracking pin allows ratiometric, coincidental, or offset tracking, which are critical for FPGA systems. An evaluation board is available. For free samples, evaluation boards, or more information, visit power.national.com or call 1-800-272-9959. • Complete, easy-to-use switcher solution has the smallest footprint and highest power density in the industry • Choice of switching frequencies allows designers to trade-off efficiency against solution size and EMI • Current mode control improves phase margin, line regulation, and rejection of transients • Internal softstart circuitry, cycle-by-cycle, thermal shutdown, and over-voltage protection The LM2734 and LM2736 are monolithic, high-frequency (550 kHz and 1.6 MHz) PWM step-down DC/DC converters in tiny sixpin thin SOT-23 packaging. They provide local DC/DC conversion for Xilinx FPGAs with currents up to 1A. Both regulators need no external compensation and are supported by WEBENCH ®, National’s online design tool. The ability to drive up to 1A loads with an internal 300 mΩ NMOS switch using stateof-the-art 0.5 µm BiCMOS technology results in the best power density available. The world-class control circuitry supports exceptionally high frequency conversion over the entire 3V to 20V input operating range, down to the minimum output voltage of 0.8V. Even though the operating frequencies are very high, efficiencies as high as 90% are easy to achieve. Additionally, a current-mode control loop provides fast transient response and accurate regulation in the smallest possible PCB area. An evaluation board is available. Third Quarter 2005 Xcell Journal 63 5V VIN OFF C1 10 µF ON (3V to 18V) LM2734 Typical application diagram VIN EN SW LM2734 GND BOOST FB POWER MANAGEMENT LM2734/36 1A SOT-23 Buck Regulators D1 C2 0.01 µF D2 L1 10 µH R1 31.6 kΩ R2 10 kΩ (Down to 0.8V) V OUT 3.3V/1A C3 10 µF Feature LM2734 LM2736 Input Range 3.0V to 20V 3.0V to 18V Output Load 1A 750 mA Output Range 0.8V to 18V 1.25V to 16V Internal References 0.8V, 2% 1.25V, 2% Operating Frequency 550 kHz/1.6 MHz/3 MHz
Page 1 and 2:
Xcell Issue 54 Third Quarter 2005 j
Page 3 and 4:
EDITOR IN CHIEF Carlis Collins edit
Page 5 and 6:
THIRD QUARTER 2005, ISSUE 54 Xcell
Page 7 and 8:
Hardware Said ... The design flow s
Page 9 and 10:
The second idea is to have the hard
Page 11 and 12: and automatic module generation wil
Page 13 and 14: Designing Control Circuits for High
Page 15 and 16: Figure 2 - Implementing an FSM in S
Page 17 and 18: Let’s consider these challenges i
Page 19 and 20: demonstrated by Dr. Howard Johnson,
Page 21 and 22: Pblocks can direct the flow of the
Page 23 and 24: Virtex-4 beats competing FPGAs in e
Page 25 and 26: In addition, you may also use techn
Page 27 and 28: Using Precision Sythesis, Block Mul
Page 29 and 30: 14-Bit, 125Msps ADC Only 395mW Lowe
Page 31 and 32: Non-Symmetric Aspect Ratios/FWFT Ap
Page 33 and 34: QWERTY Building Blocks Our solution
Page 35 and 36: FPGA-Based Video Games Implementing
Page 37 and 38: The Atari 2600 Video Computer Syste
Page 39 and 40: The architecture wizards inside ISE
Page 41 and 42: Smart Telematics Systems from Xilin
Page 43 and 44: interfaces available, Microsoft int
Page 45 and 46: TXPLL TxData[7:0] FIFO an x4 link c
Page 48 and 49: POWER MANAGEMENT Design Techniques
Page 50 and 51: Power Estimation Tools Xilinx provi
Page 52 and 53: POWER MANAGEMENT Performance vs. Po
Page 54 and 55: POWER MANAGEMENT is the first time
Page 56 and 57: POWER MANAGEMENT Merging CPLD Featu
Page 58: POWER MANAGEMENT A Clear Choice Wit
Page 64: POWER MANAGEMENT 5 V_INPUT Highly i
Page 67 and 68: Tool Example Electrical Simulations
Page 69 and 70: y Bill Hargin Product Manager, Hype
Page 71 and 72: Typically used bit patterns, or “
Page 73 and 74: ages and densities for increased fl
Page 75 and 76: see the start sequence, it continue
Page 77 and 78: The Virtex-4 ML450 Development Boar
Page 79 and 80: CONNECTIVITY Bridging System Packet
Page 81 and 82: put stream of SPI-4.2 data. A progr
Page 83 and 84: Controlling Noise A well-designed p
Page 85 and 86: Prototype Your PCIe ASIC HERE See u
Page 87 and 88: knowing what is in R3 of the proces
Page 89 and 90: X-ray X-ray vision vision for for y
Page 91 and 92: The program size is smaller because
Page 93 and 94: Communications) and Verilog PLI, so
Page 95 and 96: Figure 1 - Period constraint in Syn
Page 97 and 98: DEBUGGING Using the actual constrai
Page 99 and 100: Bus Triggering and Display Traditio
Page 101 and 102: Designer Challenges for Pb-Free and
Page 103 and 104: A Shortcut to Effective Hierarchica
Page 105 and 106: Xilinx Education Services: Knowledg
Page 107 and 108: BIDIR_PAD(7.0) BIDIR this course, w
Page 109 and 110: Xesium Global Clocking • 500MHz D
Page 111 and 112: Xilinx Virtex-4 FPGAs www.xilinx.co
Page 113 and 114:
Xilinx CPLD www.xilinx.com/devices/
Page 116:
Design Example: 1.5 volt LVCMOS 4mA
show all

Design Challenges: Avoiding the Pitfalls, winning the game - Xilinx

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?