Script for Laboratory: Designing embedded ASIPs - CES

More documents

Recommendations

Info

Area Report: Figure 6-6 Area Report In the Process sub window, expand “Place & Route” process. Double click on “Place & Route Report will open new window containing the results needed. Try to find the number of slices in the “Device Utilization Summary” as shown in Figure 6-6. Delay Report: In the Process sub window, expand “Place & Route” process and expand “Generate Post- Place & Route Static Timing Report”. Double click on “Text-based Post-Place & Route Static Timing Report” will open new window containing the results needed. Try to find Minimum Period in the Design Statistics as shown in Figure 6-7. 6.5 Getting the critical path report Figure 6-7 Delay Report To get the critical path, you have to analyze against the timing constraints. To do that, expand the “Place & Route” process in the sub window Process, and then expand “Generate Post- Place & Route Static Timing Report”. A double click on “Analyze Post-Place& Route Static - 62 -
Timing (Timing Analyzer)” will open a new window <strong>for</strong> analyzing the timing. In this window, click on “Analyze Analyze against timing constraints” as shown in Figure 6-8. Figure 6-8 Timing Analyser Window - 63 -
Page 1 and 2:
Laboratory: “Designing Applicatio
Page 3 and 4:
6 Validating the CPU in Prototyping
Page 5 and 6:
Figure 1-1 GPPs, ASIPs and ASICs [H
Page 7 and 8:
• Command line interpreter Intera
Page 9 and 10:
i. Copying files: the cp command co
Page 11 and 12: . Copying via ssh: Not all machines
Page 13 and 14: dlx_basis Applications ModelSim mei
Page 15 and 16: makeCoSy contCoSy Filename Explanat
Page 17 and 18: 3 Dlxsim Dlxsim [DLX-Package] is an
Page 19 and 20: Successful Successful dissolving di
Page 21 and 22: Instruction Description Instruction
Page 23 and 24: Option Description -dbb# (Debug Bas
Page 25 and 26: Instruction Format Parameters NO_AR
Page 27 and 28: Command Description stop {options}
Page 29 and 30: 3.3.2 Debugging with dlxsim This ch
Page 31 and 32: addComment1(); functionY(); addComm
Page 33 and 34: • If you manually want to write a
Page 35 and 36: 4.3 Tutorial for the “Flexible Ha
Page 37 and 38: in direction; The in keyword means
Page 39 and 40: amount : in std_logic_vector(7 down
Page 41 and 42: Add the three signals to the contro
Page 43 and 44: data_in : in std_logic_vector($W1 d
Page 45 and 46: 5 ModelSim ModelSim is a full-featu
Page 47 and 48: 5.1.3 Compile the project Figure 5-
Page 49 and 50: Mark the wave.do file in your Model
Page 51 and 52: Figure 5-6 ModelSim waves Signal Ex
Page 53 and 54: • Always invoke ModelSim in the s
Page 55 and 56: If you don’t already have a proje
Page 57 and 58: CPU VHDL Files have been generated
Page 59 and 60: After the TestData-files for your a
Page 61: However, you can’t force the synt
Page 65 and 66: 7 Power estimation In this tutorial
Page 67 and 68: - Start the simulation (Simulate/ s
Page 69 and 70: 8 CoSy compiler The CoSy compiler d
Page 71 and 72: When you manually have to fix some
Page 73 and 74: of the makeCoSy script. If an error
Page 75 and 76: the automatically generated compile
Page 77 and 78: instruction, as different custom in
Page 79 and 80: Directive Explanation .restrict .ch
Page 81 and 82: Now we will demonstrate how you can
Page 83 and 84: the user changes the value of the b
Page 85 and 86: • Huge decrease of cycle count
Page 87 and 88: of instructions together it might t
Page 89 and 90: Table of Figures Figure 1-1 GPPs, A
Page 91: References [CES] Homepage of the Ch
show all

Script for Laboratory: Designing embedded ASIPs - CES

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?