European Journal of Scientific Research - EuroJournals
European Journal of Scientific Research - EuroJournals
European Journal of Scientific Research - EuroJournals
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Effect <strong>of</strong> Scaling on the Performance <strong>of</strong> the 4-Bit CPL Subtractor Circuit 248<br />
Refereces<br />
[1] Ikuo Kurachi, Nam Hwang, and Leonard Forbes “Physical Model <strong>of</strong> Drain conductance, gd,<br />
Degration <strong>of</strong> NMOSFET’s Due to Interface State Generation by Hot Carrier Injection” IEEE<br />
Transactions on Electron Devices Vol.41. No. 6, June 94, pp 964-969.<br />
[2] C.S.Ho, Kuo-Yin Huang, Ming Tang, Juin J. Liou. “An analytical threshold voltage model <strong>of</strong><br />
NMOSFETs with hot-carrier induced interface charge effect” Microelectronics Reliability 45<br />
2005, pp.1144-1149.<br />
[3] By D. J. Frank “Power constrained CMOS scaling limits” IBM J. Res. & Dev. Vol. 46 No. 2/3<br />
March/May 2002, pp. 235-244.<br />
[4] Douglas A. Pucknell “Basic VLSI Design” third edition silicon systems engineering series.<br />
[5] C. M. Osburn, I. Kim, S. K. Han, I. De, K. F. Yee, S. Gannavaram, S. J. Lee, C.-H. Lee, Z. J.<br />
Luo, W. Zhu, J. R. Hauser, D.-L. Kwong, G. Lucovsky, T. P. Ma and M. C.Ozturk “Vertically<br />
scaled MOSFET gate stacks and junctions: How far are we likely to go?” IBM J. Res. & Dev.<br />
Vol. 46 No. 2/3 March/May 2002 pp.299- 315.<br />
[6] Y. Taur “CMOS design near the limit <strong>of</strong> scaling” IBM J. Res. & Dev. Vol. 46 No. 2/3<br />
March/May 2002, pp. 213-222.<br />
[7] E. J. Nowak “Maintaining the benefits <strong>of</strong> CMOS scaling when scaling bogs down” IBM J.<br />
RES. & Dev. Vol. 46 No. 2/3 March/May, 2002, pp.169-179.<br />
[8] S. Asai and Y. Wada, “Technology challenges for integration near and below 0.1µm,” Proc.<br />
IEEE, vol. 85, Apr. 1997, pp. 505-520.<br />
[9] Hesham A. Al-Twaijry and Michael J. Flynn, Fellow, IEEE “Technology Scaling Effects on<br />
Multipliers” IEEE Transactions <strong>of</strong> Computers, Vol. 47, No. 11, November 1998, pp.1201-1215.<br />
[10] C.Senthilpari, K.Diwakar, C.M.R.Prabhu, and Ajay Kumar Singh “Power Deduction in Digital<br />
Signal Processing Circuit using Inventive CPL Subtractor Circuit” IEEE International<br />
conference on semiconductor Electronics Proceedings. 29 Nov to 01 Dec 2006, Kuala Lumpur<br />
Malaysia pp. 820-824.<br />
[11] Etinne Sicard “Microwind 3 & Dsch user manual Version2” National Institute <strong>of</strong> Applied<br />
Science (INSA) pp. May 2002.<br />
[12] Bipul C. Paul, Amit Agarwal, Kaushik Roy “Low power design technique for scaled<br />
technologies” Integration the VLSI journal, Vol.39, 2006, pp.64-89.<br />
[13] Donald A. Neamen “Microelectronics: Circuit Analysis and Design” third international edition,<br />
ISBN 007-125443-9, 2007, pp. 137-139.<br />
[14] David Duarte, Vijaykrishnan Narayanan and Mary Jane Irwin “Impact <strong>of</strong> technology Scaling in<br />
the clock system Power” Published in the proceeding <strong>of</strong> the IEEE computer Society Annual<br />
Symposium on VLSI, April 25-26, 2002 Pittsburgh, PA. pp 1-6.