Logic selection guide 2016

Recommendations

Info

SOT1049-3 GM SOT1081-1/2 GF Pinout Pinout 5 4 6 10 6 1 10 9 1 5 Transparent top view Package dimensions Package dimensions 4 1.65 1.45 5 0.25 0.15 6 0.5 0.05 0.00 1.8 1.6 1.4 0.20 0.35 0.10 1 5 0.5 0.05 0.00 2.1 1.9 0.33 0.23 1 10 0.4 0.3 Dimensions in mm 0.48 0.38 9 0.5 1.5 14-10-01 0.45 0.35 1.1 0.9 10 Dimensions in mm 6 0.4 0.3 0.2 14-09-30 Solder footprint Solder footprint 140 NXP Logic selection guide 2016
SOT1089 GF SOT1202 GS Pinout Pinout 8 7 6 5 6 5 4 Package dimensions 1 2 3 4 Transparent top view Package dimensions 1 2 3 Transparent top view 0.20 0.12 1.05 0.95 0.55 0.5 0.04 1.05 0.95 1 2 3 0.20 0.12 0.35 0.04 4 5 0.35 0.40 0.32 0.35 0.27 1.40 1.30 1.05 0.55 0.95 1 0.40 0.32 Dimensions in mm 0.35 0.27 8 14-10-01 Dimensions in mm 6 5 4 0.35 0.35 Footprint information for reflow soldering of SOT1202 package 14-09-29 SOT1202 Solder footprint Solder footprint 0.25 (6x) 0.15 (6x) 0.6 0.5 (6x) (6x) 0.7 1.4 0.35 0.35 1.05 occupied area solder resist solder paste = solder lands Issue date 10-09-10 14-01-06 Dimensions in mm sot1202_fr NXP Logic selection guide 2016 141
Page 1 and 2:
Logic selection guide 2016 Standard
Page 3 and 4:
Standard Logic and Mini Logic: tune
Page 5 and 6:
Transceivers 120 Standard logic pac
Page 7 and 8:
NXP is the #1 volume leader For the
Page 9 and 10:
What is configurable logic? Configu
Page 11 and 12:
Our approach to quality At NXP, we
Page 13 and 14:
Low-voltage families INCREASING PER
Page 15 and 16:
Special features NXP offers a varie
Page 17 and 18:
SOURCE TERMINATION What it does Imp
Page 19 and 20:
OVERVOLTAGE-TOLERANT OUTPUTS 3-stat
Page 21 and 22:
LIVE INSERTION What it does Enables
Page 23 and 24:
OPEN-DRAIN OUTPUTS Open-drain outpu
Page 25 and 26:
High-voltage families This section
Page 27 and 28:
HEF4000B selection table (cont.) SO
Page 29 and 30:
HC(T) selection table (cont.) TSSOP
Page 31 and 32:
Page 33 and 34:
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
AHC(T) selection table (cont.) TSSO
Page 41 and 42:
AHC(T) selection table (cont.) TSSO
Page 43 and 44:
XC7 LOGIC XC7 devices are very high
Page 45 and 46:
CBT(D) LOGIC CBT and CBTD bus switc
Page 47 and 48:
LV selection table TSSOP SSOP SO DQ
Page 49 and 50:
LVC selection table (cont.) TSSOP V
Page 51 and 52:
Page 53 and 54:
Page 55 and 56:
ALVC selection table (cont.) TSSOP
Page 57 and 58:
LVT selection table (cont.) TSSOP S
Page 59 and 60:
AVC(M) LOGIC AVC and AVCM devices a
Page 61 and 62:
AUP selection table (cont.) VSSOP M
Page 63 and 64:
AXP LOGIC As the first logic family
Page 65 and 66:
Product listing by function Analog
Page 67 and 68:
Analog switches (cont.) Type number
Page 69 and 70:
Buffers-inverters-drivers (cont.) T
Page 71 and 72:
Page 73 and 74:
Page 75 and 76:
BUS SWITCHES Features and benefits
Page 77 and 78:
Counters/frequency dividers (cont.)
Page 79 and 80:
Decoders demultiplexers (cont.) Typ
Page 81 and 82:
Digital multiplexers (cont.) Type n
Page 83 and 84:
Flip-flops (cont.) Type number Desc
Page 85 and 86:
Flip-flops (cont.) Type number Desc
Page 87 and 88:
GATES This section includes AND gat
Page 89 and 90: Gates - Configurable Type number De
Page 91 and 92: Gates - NAND (cont.) Type number De
Page 93 and 94: Gates - OR (cont.) Type number Desc
Page 95 and 96: Latches-registered drivers (cont.)
Page 97 and 98: Level shifters-translators (cont.)
Page 99 and 100: PARITY GENERATORS/CHECKERS Features
Page 101 and 102: Schmitt triggers (cont.) Type numbe
Page 103 and 104: Shift registers - LED drivers (cont
Page 105 and 106: Transceivers (cont.) Type number De
Page 107 and 108: Q100 Standard Logic functions & pac
Page 109 and 110: Buffers/inverters (cont.) Features
Page 111 and 112: Counters/frequency dividers (cont.)
Page 113 and 114: Flip-flops (cont.) Features Package
Page 115 and 116: Gates (cont.) Features Package (suf
Page 117 and 118: Level shifters/translators Features
Page 119 and 120: Shift registers (cont.) Features Pa
Page 121 and 122: Standard logic packages Package suf
Page 123 and 124: Buffers/inverters (cont.) Features
Page 125 and 126: Digital decoders/demultiplexers Fea
Page 127 and 128: Gates (cont.) Features Package (suf
Page 129 and 130: Level shifters/translators Features
Page 131 and 132: The leadless advantage Today’s ul
Page 133 and 134: Nomenclature NXP's naming conventio
Page 135 and 136: SOT457 GV SOT505-2 DP Pinout Pinout
Page 137 and 138: SOT765-1 DC SOT833-1 GT Pinout Pino
Page 139: SOT902-2 GM SOT996 GD Pinout Pinout
Page 143 and 144: SOT815-1 BQ SOT402-1 PW Pinout Pino
Page 145 and 146: SOT337-1 DB SOT338-1 DB Pinout Pino
Page 147 and 148: SOT724-1 DS SOT1174 GM Pinout Pinou
Page 149 and 150: SOT556-1 DK SOT340-1 DB Pinout Pino
Page 151 and 152: Design tools NXP is committed to ma
Page 153 and 154: Evaluation board for configurable l
Page 155 and 156: Toshiba one gate IDT logic TC7 S Z
show all

Logic selection guide 2016

Create successful ePaper yourself

Delete template?

Save as template?