1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
SELF REFRESH<br />
<strong>1Gb</strong>: <strong>x8</strong>, <strong>x16</strong> <strong>Automotive</strong> <strong>DDR2</strong> <strong>SDRAM</strong><br />
SELF REFRESH<br />
The SELF REFRESH command is initiated when CKE is LOW. The differential clock<br />
should remain stable and meet t CKE specifications at least 1 × t CK after entering self refresh<br />
mode. The procedure for exiting self refresh requires a sequence of commands.<br />
First, the differential clock must be stable and meet t CK specifications at least 1 × t CK<br />
prior to CKE going back to HIGH. Once CKE is HIGH ( t CKE [MIN] has been satisfied<br />
with three clock registrations), the <strong>DDR2</strong> <strong>SDRAM</strong> must have NOP or DESELECT commands<br />
issued for t XSNR. A simple algorithm for meeting both refresh and DLL requirements<br />
is used to apply NOP or DESELECT commands for 200 clock cycles before applying<br />
any other command.<br />
PDF: 09005aef840eff89<br />
1gbddr2_ait_aat.pdf – Rev. C 7/11 EN 111 <strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
� 2010 <strong>Micron</strong> Technology, Inc. All rights reserved.