1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Figure 77: RESET Function<br />
CK#<br />
CK<br />
CKE<br />
ODT<br />
Command NOP2 READ NOP PRE<br />
2 READ NOP2 NOP2 DM3<br />
Address<br />
A10<br />
Bank address<br />
DQS3<br />
DQ3<br />
R TT<br />
T0 T1 T2<br />
Col n<br />
Bank a<br />
High-Z<br />
High-Z<br />
Col n<br />
Bank b<br />
T3 T4 T5<br />
DO<br />
DO<br />
DO<br />
Indicates a break in<br />
time scale<br />
System<br />
RESET<br />
<strong>1Gb</strong>: <strong>x8</strong>, <strong>x16</strong> <strong>Automotive</strong> <strong>DDR2</strong> <strong>SDRAM</strong><br />
Reset<br />
tDELAY<br />
Unknown R TT On<br />
1<br />
High-Z<br />
High-Z<br />
tCL<br />
tCK<br />
tCL<br />
Ta0<br />
�<br />
Transitioning Data<br />
tCKE (MIN)<br />
T = 400ns (MIN)<br />
Start of normal 5<br />
initialization<br />
sequence<br />
Tb0<br />
All banks<br />
High-Z<br />
tRPA<br />
Don’t Care<br />
Notes: 1. V DD, V DDL, V DDQ, V TT, and V REF must be valid at all times.<br />
2. Either NOP or DESELECT command may be applied.<br />
3. DM represents DM for x4/<strong>x8</strong> configuration and UDM, LDM for <strong>x16</strong> configuration. DQS<br />
represents DQS, DQS#, UDQS, UDQS#, LDQS, LDQS#, RDQS, and RDQS# for the appropriate<br />
configuration (x4, <strong>x8</strong>, <strong>x16</strong>).<br />
4. In certain cases where a READ cycle is interrupted, CKE going HIGH may result in the<br />
completion of the burst.<br />
5. Initialization timing is shown in Figure 40 (page 83).<br />
PDF: 09005aef840eff89<br />
1gbddr2_ait_aat.pdf – Rev. C 7/11 EN 122 <strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
� 2010 <strong>Micron</strong> Technology, Inc. All rights reserved.