1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
1Gb: x8, x16 Automotive DDR2 SDRAM - Micron
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Table 43: Truth Table – CKE<br />
<strong>1Gb</strong>: <strong>x8</strong>, <strong>x16</strong> <strong>Automotive</strong> <strong>DDR2</strong> <strong>SDRAM</strong><br />
Power-Down Mode<br />
Notes 1–4 apply to the entire table<br />
CKE Command (n)<br />
Previous Cycle Current CS#, RAS#, CAS#,<br />
Current State (n - 1)<br />
Cycle (n)<br />
WE# Action (n) Notes<br />
Power-down L L X Maintain power-down 5, 6<br />
L H DESELECT or NOP Power-down exit 7, 8<br />
Self refresh L L X Maintain self refresh 6<br />
L H DESELECT or NOP Self refresh exit 7, 9, 10<br />
Bank(s) active H L DESELECT or NOP Active power-down entry<br />
7, 8, 11, 12<br />
All banks idle H L DESELECT or NOP Precharge power-down<br />
entry<br />
7, 8, 11<br />
H L Refresh Self refresh entry 10, 12, 13<br />
H H Shown in Table 36 (page 66) 14<br />
Notes: 1. CKE (n) is the logic state of CKE at clock edge n; CKE (n - 1) was the state of CKE at the<br />
previous clock edge.<br />
2. Current state is the state of the <strong>DDR2</strong> <strong>SDRAM</strong> immediately prior to clock edge n.<br />
3. Command (n) is the command registered at clock edge n, and action (n) is a result of<br />
command (n).<br />
4. The state of ODT does not affect the states described in this table. The ODT function is<br />
not available during self refresh (see ODT Timing (page 123) for more details and specific<br />
restrictions).<br />
5. Power-down modes do not perform any REFRESH operations. The duration of powerdown<br />
mode is therefore limited by the refresh requirements.<br />
6. “X” means “Don’t Care” (including floating around V REF) in self refresh and powerdown.<br />
However, ODT must be driven high or low in power-down if the ODT function is<br />
enabled via EMR.<br />
7. All states and sequences not shown are illegal or reserved unless explicitly described<br />
elsewhere in this document.<br />
8. Valid commands for power-down entry and exit are NOP and DESELECT only.<br />
9. On self refresh exit, DESELECT or NOP commands must be issued on every clock edge occurring<br />
during the t XSNR period. READ commands may be issued only after t XSRD (200<br />
clocks) is satisfied.<br />
10. Valid commands for self refresh exit are NOP and DESELECT only.<br />
11. Power-down and self refresh can not be entered while READ or WRITE operations,<br />
LOAD MODE operations, or PRECHARGE operations are in progress. See SELF REFRESH<br />
(page 111) and SELF REFRESH (page 72) for a list of detailed restrictions.<br />
12. Minimum CKE high time is t CKE = 3 × t CK. Minimum CKE LOW time is t CKE = 3 × t CK.<br />
This requires a minimum of 3 clock cycles of registration.<br />
13. Self refresh mode can only be entered from the all banks idle state.<br />
14. Must be a legal command, as defined in Table 36 (page 66).<br />
PDF: 09005aef840eff89<br />
1gbddr2_ait_aat.pdf – Rev. C 7/11 EN 115 <strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
� 2010 <strong>Micron</strong> Technology, Inc. All rights reserved.