DE2-115: User Manual

More documents

Recommendations

Info

Figure 6-32 PHY connected to the MAC via RGMII After the SOPC hardware project has been built, develop the SOPC software project, whose basic architecture is shown in Figure 6-33. The top block contains the Nios II processor and the necessary hardware to be implemented into the DE2-115 host board. The software device drivers contain the necessary device drivers needed for the Ethernet and other hardware components to work. The HAL API block provides the interface for the software device drivers, while the Micro C/OS-II provides communication services to the NicheStack and Web Server. The NicheStack TCP/IP Stack software block provides networking services to the application block where it contains the tasks for Web Server. 111
Nios II Processor Software Device Drivers HAL API MicroC/OS-II NicheStack TCP/IP Software Component Application Specific System Initialization Web Server Application Figure 6-33 Nios II Program Software Architecture Finally, the detail descriptions for Software flow chart of the Web Server program are listed in below: Firstly, the Web Server program initiates the MAC and net device then calls the get_mac_addr() function to set the MAC addresses for the PHY. Secondly, it initiates the auto-negotiation process to check the link between PHY and gateway device. If the link exists, the PHY and gateway devices will broadcast their transmission parameters, speed, and duplex mode. After the auto-negotiation process has finished, it will establish the link. Thirdly, the Web Server program will prepare the transmitting and receiving path for the link. If the path is created successfully, it will call the get_ip_addr() function to set up the IP address for the network interface. After the IP address is successfully distributed, the NicheStack TCP/IP Stack will start to run for Web Server application. Figure 6-34 describes this demo setup and connections on DE2-115. The Nios II processor is running NicheStack on the MicroC/OS-II RTOS. Note: your gateway should support DHCP because it uses DHCP protocol to request a valid IP from the Gateway, or else you would need to reconfigure the system library to use static IP assignment. Furthermore, the web server demonstration uses the RGMII or MII interface to access the TCP/IP. You can switch the MAC Interface via JP1 and JP2 for Ethernet 0 and 112
Page 2 and 3:
CONTENTS Chapter 1 DE2-115 Package
Page 4 and 5:
6.9 IR Receiver Demonstration .....
Page 6 and 7:
Bag of six rubber (silicon) covers
Page 8 and 9:
Chapter 2 Introduction of the Alter
Page 10 and 11:
One 40-pin Expansion Header with di
Page 12 and 13:
40-pin expansion port o Configurabl
Page 14 and 15:
You can also connect a microphone t
Page 16 and 17:
5. The DE2_115_ControlPanel.sof bit
Page 18 and 19:
Figure 3-3 Controlling LEDs Choosin
Page 20 and 21:
Figure 3-6 Monitoring switches and
Page 22 and 23:
The Sequential Read function is use
Page 24 and 25:
3.7 SD Card The function is designe
Page 26 and 27:
1. Choosing the VGA tab leads to th
Page 28 and 29:
Figure 3-14 Testing the IR receiver
Page 30 and 31:
Chapter 4 Using the DE2-115 Board T
Page 32 and 33:
• Configuring the FPGA in JTAG Mo
Page 34 and 35:
Figure 4-6 Connections between the
Page 36 and 37:
Table 4-1 Pin Assignments for Slide
Page 38 and 39:
HEX0[5] PIN_J22 Seven Segment Digit
Page 40 and 41:
4.6 Using the LCD Module The LCD mo
Page 42 and 43:
Figure 4-13 HSMC VCCIO supply volta
Page 44 and 45:
HSMC_RX_D_N[1] PIN_C27 HSMC_RX_D_N[
Page 46 and 47:
HSMC_TX_D_N[14] PIN_U28 HSMC_TX_D_N
Page 48 and 49:
The voltage level of the I/O pins o
Page 50 and 51:
Figure 4-19 Using Emulated LVDS on
Page 52 and 53:
4.10 Using VGA The DE2-115 board in
Page 54 and 55:
Table 4-16 Pin Assignments for ADV7
Page 56 and 57:
Figure 4-24 Connections between FPG
Page 58 and 59:
You will need to perform a hardware
Page 60 and 61:
ENET1_TX_CLK PIN_C22 MII transmit c
Page 62 and 63: 4.17 Using the USB Interface The DE
Page 64 and 65: Table 4-26 IR Pin Assignments Signa
Page 66 and 67: • EEPROM The board has 32Kb EEPRO
Page 68 and 69: SRAM_DQ[7] PIN_AF7 SRAM Data[7] 3.3
Page 70 and 71: FL_ADDR[15] PIN_Y10 FLASH Address[1
Page 72 and 73: The top-level design file contains
Page 74 and 75: • System Configuration Under Syst
Page 76 and 77: Figure 5-6 HSMC Expansion Group The
Page 78 and 79: Chapter 6 Examples of Advanced Demo
Page 80 and 81: Finally, the YcrCb_to_RGB block con
Page 82 and 83: mouse connected to DE2-115 board. W
Page 84 and 85: sends a different USB packet to the
Page 86 and 87: Figure 6-7 Block diagram of the Kar
Page 88 and 89: Figure 6-9 Block Diagram of the SD
Page 90 and 91: Figure 6-11 Insert SD Card for the
Page 92 and 93: Main WAVE Lib System Call SEG7 I2C
Page 94 and 95: Figure 6-15 The setup for the SD mu
Page 96 and 97: Figure 6-16 Waveforms on two lines
Page 98 and 99: Figure 6-18 Remote controller Table
Page 100 and 101: We can apply the IR receiver to man
Page 102 and 103: Figure 6-23 Block diagram of the Mu
Page 104 and 105: Figure 6-24 The Setup of the Music
Page 106 and 107: • Demonstration Setup, File Locat
Page 108 and 109: Figure 6-27 MII interface MAC Confi
Page 110 and 111: Figure 6-29 MAC Options Configurati
Page 114 and 115: Ethernet 1 respectively. Table 6-9
Page 116: Chapter 7 Appendix 7.1 Revision His
show all

DE2-115: User Manual

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?