26.12.2012 Views

Scientific and Technical Aerospace Reports Volume 38 July 28, 2000

Scientific and Technical Aerospace Reports Volume 38 July 28, 2000

Scientific and Technical Aerospace Reports Volume 38 July 28, 2000

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

tems. In particular this application, illustrated in the document entails an integration of finite element <strong>and</strong> fluid dynamic<br />

simulations to address the cooling of turbine blades of a gas turbine engine design. It is not uncommon to encounter high-temperature,<br />

film-cooled turbine airfoils with 1,000,000s of degrees of freedom. This results because of the complexity of the various<br />

components of the airfoils, requiring fine-grain meshing for accuracy. Additional information is contained in the original.<br />

Author<br />

Distributed Processing; Computer Systems Design; Computational Grids; Concurrent Processing; Software Engineering<br />

<strong>2000</strong>0064595 Jet Propulsion Lab., California Inst. of Tech., Pasadena, CA USA<br />

Highly Parallel Computing Architectures by using Arrays of Quantum-dot Cellular Automata (QCA): Opportunities,<br />

Challenges, <strong>and</strong> Recent Results<br />

Fijany, Amir, Jet Propulsion Lab., California Inst. of Tech., USA; Toomarian, Benny N., Jet Propulsion Lab., California Inst. of<br />

Tech., USA; February <strong>2000</strong>; In English; See also <strong>2000</strong>0064579; No Copyright; Abstract Only; Available from CASI only as part<br />

of the entire parent document<br />

There has been significant improvement in the performance of VLSI devices, in terms of size, power consumption, <strong>and</strong> speed,<br />

in recent years <strong>and</strong> this trend may also continue for some near future. However, it is a well known fact that there are major obstacles,<br />

i.e., physical limitation of feature size reduction <strong>and</strong> ever increasing cost of foundry, that would prevent the long term continuation<br />

of this trend. This has motivated the exploration of some fundamentally new technologies that are not dependent on the conventional<br />

feature size approach. Such technologies are expected to enable scaling to continue to the ultimate level, i.e., molecular <strong>and</strong><br />

atomistic size. Quantum computing, quantum dot-based computing, DNA based computing, biologically inspired computing,<br />

etc., are examples of such new technologies. In particular, quantum-dots based computing by using Quantum-dot Cellular Automata<br />

(QCA) has recently been intensely investigated as a promising new technology capable of offering significant improvement<br />

over conventional VLSI in terms of reduction of feature size (<strong>and</strong> hence increase in integration level), reduction of power consumption,<br />

<strong>and</strong> increase of switching speed. Quantum dot-based computing <strong>and</strong> memory in general <strong>and</strong> QCA specifically, are<br />

intriguing to NASA due to their high packing density (10(exp 11) - 10(exp 12) per square cm ) <strong>and</strong> low power consumption (no<br />

transfer of current) <strong>and</strong> potentially higher radiation tolerant. Under Revolutionary Computing Technology (RTC) Program at the<br />

NASA/JPL Center for Integrated Space Microelectronics (CISM), we have been investigating the potential applications of QCA<br />

for the space program. to this end, exploiting the intrinsic features of QCA, we have designed novel QCA-based circuits for coplanner<br />

(i.e., single layer) <strong>and</strong> compact implementation of a class of data permutation matrices, a class of interconnection networks,<br />

<strong>and</strong> a bit-serial processor. Building upon these circuits, we have developed novel algorithms <strong>and</strong> QCA-based architectures<br />

for highly parallel <strong>and</strong> systolic computation of signal/image processing applications, such as FFT <strong>and</strong> Wavelet <strong>and</strong> Wlash-Hadamard<br />

Transforms.<br />

Author<br />

Automata Theory; Microelectronics; Parallel Processing (Computers); Quantum Dots; Very Large Scale Integration; Nanotechnology;<br />

Parallel Computers<br />

<strong>2000</strong>0064596 Jet Propulsion Lab., California Inst. of Tech., Pasadena, CA USA<br />

HTMT-class Latency Tolerant Parallel Architecture for Petaflops Scale Computation<br />

Sterling, Thomas, Jet Propulsion Lab., California Inst. of Tech., USA; Bergman, Larry, Jet Propulsion Lab., California Inst. of<br />

Tech., USA; February <strong>2000</strong>; In English; See also <strong>2000</strong>0064579; No Copyright; Abstract Only; Available from CASI only as part<br />

of the entire parent document<br />

Computational Aero Sciences <strong>and</strong> other numeric intensive computation disciplines dem<strong>and</strong> computing throughputs substantially<br />

greater than the Teraflops scale systems only now becoming available. The related fields of fluids, structures, thermal, combustion,<br />

<strong>and</strong> dynamic controls are among the interdisciplinary areas that in combination with sufficient resolution <strong>and</strong> advanced<br />

adaptive techniques may force performance requirements towards Petaflops. This will be especially true for compute intensive<br />

models such as Navier-Stokes are or when such system models are only part of a larger design optimization computation involving<br />

many design points. Yet recent experience with conventional MPP configurations comprising commodity processing <strong>and</strong> memory<br />

components has shown that larger scale frequently results in higher programming difficulty <strong>and</strong> lower system efficiency. While<br />

important advances in system software <strong>and</strong> algorithms techniques have had some impact on efficiency <strong>and</strong> programmability for<br />

certain classes of problems, in general it is unlikely that software alone will resolve the challenges to higher scalability. As in the<br />

past, future generations of high-end computers may require a combination of hardware architecture <strong>and</strong> system software advances<br />

to enable efficient operation at a Petaflops level. The NASA led HTMT project has engaged the talents of a broad interdisciplinary<br />

team to develop a new strategy in high-end system architecture to deliver petaflops scale computing in the 2004/5 timeframe. The<br />

Hybrid-Technology, MultiThreaded parallel computer architecture incorporates several advanced technologies in combination<br />

with an innovative dynamic adaptive scheduling mechanism to provide unprecedented performance <strong>and</strong> efficiency within practi-<br />

177

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!