Cortex-M0+ Devices Generic User Guide - Keil

More documents

Recommendations

Info

The Cortex-M0+ Instruction Set3.7.4 DSBData Synchronization Barrier.SyntaxDSBOperationDSB acts as a special data synchronization memory barrier. Instructions that come after the DSB,in program order, do not execute until the DSB instruction completes. The DSB instructioncompletes when all explicit memory accesses before it complete.RestrictionsThere are no restrictions.Condition flagsThis instruction does not change the flags.ExamplesDSB ; Data Synchronisation BarrierARM DUI 0662A Copyright © 2012 ARM. All rights reserved. 3-40ID041812Non-Confidential
The Cortex-M0+ Instruction Set3.7.5 ISBInstruction Synchronization Barrier.SyntaxISBOperationISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so thatall instructions following the ISB are fetched from cache or memory again, after the ISBinstruction has been completed.RestrictionsThere are no restrictions.Condition flagsThis instruction does not change the flags.ExamplesISB; Instruction Synchronisation BarrierARM DUI 0662A Copyright © 2012 ARM. All rights reserved. 3-41ID041812Non-Confidential
Page 1 and 2:
Cortex-M0+ DevicesGeneric User Guid
Page 3:
ContentsCortex-M0+ Devices Generic
Page 7 and 8:
PrefaceTypographical ConventionsThe
Page 9 and 10:
Chapter 1IntroductionThis chapter i
Page 11 and 12:
IntroductionThe tight integration o
Page 13 and 14:
Chapter 2The Cortex-M0+ ProcessorTh
Page 15 and 16:
The Cortex-M0+ ProcessorIn Thread m
Page 17 and 18:
The Cortex-M0+ ProcessorAccess thes
Page 19 and 20:
The Cortex-M0+ ProcessorInterruptib
Page 21 and 22:
The Cortex-M0+ Processor2.1.5 Data
Page 23 and 24:
The Cortex-M0+ ProcessorThe differe
Page 25 and 26: The Cortex-M0+ ProcessorTable 2-10
Page 27 and 28: The Cortex-M0+ ProcessorLittle-endi
Page 29 and 30: The Cortex-M0+ ProcessorSysTickInte
Page 31 and 32: The Cortex-M0+ ProcessorIf software
Page 33 and 34: The Cortex-M0+ ProcessorThe process
Page 35 and 36: The Cortex-M0+ Processor2.5 Power m
Page 37 and 38: Chapter 3The Cortex-M0+ Instruction
Page 39 and 40: The Cortex-M0+ Instruction SetTable
Page 41 and 42: The Cortex-M0+ Instruction Set3.2 I
Page 43 and 44: The Cortex-M0+ Instruction SetNote
Page 45 and 46: The Cortex-M0+ Instruction Set3.3.5
Page 47 and 48: The Cortex-M0+ Instruction Set3.4 M
Page 53 and 54: The Cortex-M0+ Instruction SetExamp
Page 55 and 56: The Cortex-M0+ Instruction Set3.5 G
Page 57 and 58: The Cortex-M0+ Instruction SetRestr
Page 61 and 62: The Cortex-M0+ Instruction SetExamp
Page 69 and 70: The Cortex-M0+ Instruction Set3.6 B
Page 71 and 72: The Cortex-M0+ Instruction SetCondi
Page 75: The Cortex-M0+ Instruction Set3.7.3
Page 85 and 86: Chapter 4Cortex-M0+ PeripheralsThe
Page 87 and 88: Cortex-M0+ Peripherals4.2 Nested Ve
Page 89 and 90: Cortex-M0+ PeripheralsThe bit assig
Page 91 and 92: Cortex-M0+ Peripherals4.2.7 NVIC us
Page 93 and 94: Cortex-M0+ PeripheralsBits Name Fun
Page 95 and 96: Cortex-M0+ PeripheralsTable 4-11 IC
Page 97 and 98: Cortex-M0+ PeripheralsTable 4-13 AI
Page 99 and 100: Cortex-M0+ PeripheralsSystem Handle
Page 101 and 102: Cortex-M0+ PeripheralsTable 4-20 SY
Page 103 and 104: Cortex-M0+ Peripherals4.5 Memory Pr
Page 105 and 106: Cortex-M0+ PeripheralsSee the regis
Page 107 and 108: Cortex-M0+ PeripheralsTable 4-29 MP
Page 109 and 110: Cortex-M0+ PeripheralsThe smallest
Page 111 and 112: Cortex-M0+ Peripheralsbit controls
show all

Cortex-M0+ Devices Generic User Guide - Keil

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?