Cortex-M0+ Devices Generic User Guide - Keil

More documents

Recommendations

Info

Cortex-M0+ PeripheralsSee the register summary in Table 4-9 on page 4-8 for the ICSR attributes. The bit assignmentsare:31 30 29 28 27 26 25 24 23 22 21 18 1712 116 50ReservedVECTPENDINGReservedVECTACTIVEISRPENDINGReservedPENDSTCLR, if SysTick is implementedPENDSTSET, if SysTick is implementedPENDSVCLRPENDSVSETReservedNMIPENDSETTable 4-11 ICSR bit assignmentsBits Name Type Function[31] NMIPENDSET RW NMI set-pending bit.Write:0 = no effect1 = changes NMI exception state to pending.Read:0 = NMI exception is not pending1 = NMI exception is pending.Because NMI is the highest-priority exception, normally the processor enters the NMIexception handler as soon as it detects a write of 1 to this bit. Entering the handler then clearsthis bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if theNMI signal is reasserted while the processor is executing that handler.[30:29] - - Reserved.[28] PENDSVSET RW PendSV set-pending bit.Write:0 = no effect1 = changes PendSV exception state to pending.Read:0 = PendSV exception is not pending1 = PendSV exception is pending.Writing 1 to this bit is the only way to set the PendSV exception state to pending.[27] PENDSVCLR WO PendSV clear-pending bit.Write:0 = no effect1 = removes the pending state from the PendSV exception.[26] PENDSTSET RW SysTick exception set-pending bit.Write:0 = no effect1 = changes SysTick exception state to pending.Read:0 = SysTick exception is not pending1 = SysTick exception is pending.[26] - - Reserved.ARM DUI 0662A Copyright © 2012 ARM. All rights reserved. 4-10ID041812Non-Confidential
Cortex-M0+ PeripheralsTable 4-11 ICSR bit assignments (continued)Bits Name Type Function[25] PENDSTCLR WO SysTick exception clear-pending bit.Write:0 = no effect1 = removes the pending state from the SysTick exception.This bit is WO. On a register read its value is Unknown.[25] - - Reserved.[24:23] - - Reserved.[22] ISRPENDING RO Interrupt pending flag, excluding NMI and Faults:0 = interrupt not pending1 = interrupt pending.[21:18] - - Reserved.[17:12] VECTPENDING RO Indicates the exception number of the highest priority pending enabled exception:0 = no pending exceptionsNonzero = the exception number of the highest priority pending enabled exception.[11:6] - - Reserved.[5:0] VECTACTIVE a RO Contains the active exception number:0 = Thread modeNonzero = The exception number a of the currently active exception.NoteSubtract 16 from this value to obtain the CMSIS IRQ number that identifies thecorresponding bit in the Interrupt Clear-Enable, Set-Enable, Clear-Pending, Set-pending, andPriority Register, see Table 2-5 on page 2-6.a. This is the same value as IPSR bits[5:0], see Interrupt Program Status Register on page 2-6.When you write to the ICSR, the effect is Unpredictable if you:• write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit• write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.4.3.4 Vector Table Offset RegisterIf implemented, the VTOR indicates the offset of the vector table base address from memoryaddress 0x00000000. See the register summary in Table 4-12 on page 4-12 for its attributes.ARM DUI 0662A Copyright © 2012 ARM. All rights reserved. 4-11ID041812Non-Confidential
Page 1 and 2:
Cortex-M0+ DevicesGeneric User Guid
Page 3:
ContentsCortex-M0+ Devices Generic
Page 7 and 8:
PrefaceTypographical ConventionsThe
Page 9 and 10:
Chapter 1IntroductionThis chapter i
Page 11 and 12:
IntroductionThe tight integration o
Page 13 and 14:
Chapter 2The Cortex-M0+ ProcessorTh
Page 15 and 16:
The Cortex-M0+ ProcessorIn Thread m
Page 17 and 18:
The Cortex-M0+ ProcessorAccess thes
Page 19 and 20:
The Cortex-M0+ ProcessorInterruptib
Page 21 and 22:
The Cortex-M0+ Processor2.1.5 Data
Page 23 and 24:
The Cortex-M0+ ProcessorThe differe
Page 25 and 26:
The Cortex-M0+ ProcessorTable 2-10
Page 27 and 28:
The Cortex-M0+ ProcessorLittle-endi
Page 29 and 30:
The Cortex-M0+ ProcessorSysTickInte
Page 31 and 32:
The Cortex-M0+ ProcessorIf software
Page 33 and 34:
The Cortex-M0+ ProcessorThe process
Page 35 and 36:
The Cortex-M0+ Processor2.5 Power m
Page 37 and 38:
Chapter 3The Cortex-M0+ Instruction
Page 39 and 40:
The Cortex-M0+ Instruction SetTable
Page 41 and 42:
The Cortex-M0+ Instruction Set3.2 I
Page 43 and 44: The Cortex-M0+ Instruction SetNote
Page 45 and 46: The Cortex-M0+ Instruction Set3.3.5
Page 47 and 48: The Cortex-M0+ Instruction Set3.4 M
Page 53 and 54: The Cortex-M0+ Instruction SetExamp
Page 55 and 56: The Cortex-M0+ Instruction Set3.5 G
Page 57 and 58: The Cortex-M0+ Instruction SetRestr
Page 61 and 62: The Cortex-M0+ Instruction SetExamp
Page 69 and 70: The Cortex-M0+ Instruction Set3.6 B
Page 71 and 72: The Cortex-M0+ Instruction SetCondi
Page 85 and 86: Chapter 4Cortex-M0+ PeripheralsThe
Page 87 and 88: Cortex-M0+ Peripherals4.2 Nested Ve
Page 89 and 90: Cortex-M0+ PeripheralsThe bit assig
Page 91 and 92: Cortex-M0+ Peripherals4.2.7 NVIC us
Page 93: Cortex-M0+ PeripheralsBits Name Fun
Page 97 and 98: Cortex-M0+ PeripheralsTable 4-13 AI
Page 99 and 100: Cortex-M0+ PeripheralsSystem Handle
Page 101 and 102: Cortex-M0+ PeripheralsTable 4-20 SY
Page 103 and 104: Cortex-M0+ Peripherals4.5 Memory Pr
Page 105 and 106: Cortex-M0+ PeripheralsSee the regis
Page 107 and 108: Cortex-M0+ PeripheralsTable 4-29 MP
Page 109 and 110: Cortex-M0+ PeripheralsThe smallest
Page 111 and 112: Cortex-M0+ Peripheralsbit controls
show all

Cortex-M0+ Devices Generic User Guide - Keil

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?