Cortex-M0+ Devices Generic User Guide - Keil
Cortex-M0+ Devices Generic User Guide - Keil
Cortex-M0+ Devices Generic User Guide - Keil
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Chapter 4<strong>Cortex</strong>-<strong>M0+</strong> PeripheralsThe following sections describe the ARM <strong>Cortex</strong>-<strong>M0+</strong> core peripherals:• About the <strong>Cortex</strong>-<strong>M0+</strong> peripherals on page 4-2• Nested Vectored Interrupt Controller on page 4-3• System Control Block on page 4-8• System timer, SysTick on page 4-16• Memory Protection Unit on page 4-19• Single-cycle I/O Port on page 4-28.ARM DUI 0662A Copyright © 2012 ARM. All rights reserved. 4-1ID041812Non-Confidential