FR60 MB91460E Series - Microcontrollers - Fujitsu

More documents

Recommendations

Info

MB91460E Series (Continued) Address 000800H to 000CFCH 000D00H 000D04H 000D08H Register + 0 + 1 + 2 + 3 PDRD00 [R] XXXXXXXX PDRD04 [R] - - - - - - XX PDRD08 [R] XXXXXXXX 000D0CH Reserved 000D10H 000D14H 000D18H PDRD16 [R] XXXXXXXX PDRD20 [R] - - - - - XXX PDRD24 [R] XXXXXXXX 000D1CH Reserved 000D20H to 000D3CH 000D40H 000D44H 000D48H DDR00 [R/W] 00000000 DDR04 [R/W] - - - - - - 00 DDR08 [R/W] 00000000 000D4CH Reserved 000D50H 000D54H 000D58H DDR16 [R/W] 00000000 DDR20 [R/W] - - - - - 000 DDR24 [R/W] 00000000 000D5CH Reserved 000D60H to 000D7CH PDRD01 [R] XXXXXXXX PDRD05 [R] XXXXXXXX PDRD09 [R] XX - - XXXX PDRD13 [R] - - - - - XXX PDRD17 [R] XXXX - - - - Reserved PDRD25 [R] XXXXXXXX PDRD29 [R] XXXXXXXX DDR01 [R/W] 00000000 DDR05 [R/W] 00000000 DDR09 [R/W] 00 - - 0000 DDR13 [R/W] - - - - - 000 DDR17 [R/W] 0000 - - - - Reserved DDR25 [R/W] 00000000 DDR29 [R/W] 00000000 Block Reserved Reserved PDRD02 [R] XXXXXXXX PDRD06 [R] XXXXXXXX PDRD10 [R] - XXXXXX - PDRD14 [R] XXXXXXXX PDRD18 [R] - XXX - XXX PDRD22 [R] - - XX - X - X PDRD26 [R] XXXXXXXX Reserved PDRD03 [R] XXXXXXXX PDRD07 [R] XXXXXXXX Reserved PDRD15 [R] - - - - XXXX PDRD19 [R] - XXX - XXX PDRD23 [R] - - XXXXXX PDRD27 [R] XXXXXXXX R-bus Port Data Direct Read Register Reserved Reserved DDR02 [R/W] 00000000 DDR06 [R/W] 00000000 DDR10 [R/W] - 000000 - DDR14 [R/W] 00000000 DDR18 [R/W] - 000 - 000 DDR22 [R/W] - - 00 - 0 - 0 DDR26 [R/W] 00000000 Reserved DDR03 [R/W] 00000000 DDR07 [R/W] 00000000 Reserved DDR15 [R/W] - - - - 0000 DDR19 [R/W] - 000 - 000 DDR23 [R/W] - - 000000 DDR27 [R/W] 00000000 R-bus Port Direction Register Reserved Reserved (Continued) 124 DS705-00002-1v3-E
(Continued) Address 000D80H 000D84H 000D88H Register + 0 + 1 + 2 + 3 PFR00 [R/W] 00000000 * 1 PFR04 [R/W] - - - - - - 00 *1 PFR08 [R/W] 00000000 *1 000D8CH Reserved 000D90H 000D94H 000D98H PFR16 [R/W] 00000000 PFR20 [R/W] - - - - - 000 PFR24 [R/W] 00000000 000D9CH Reserved 000DA0H to 000DBCH 000DC0H 000DC4H 000DC8H EPFR00 [R/W] - - - - - - - - EPFR04 [R/W] - - - - - - - - EPFR08 [R/W] - - - - - - - - 000DCCH Reserved 000DD0H 000DD4H 000DD8H EPFR16 [R/W] 0000 - - - - EPFR20 [R/W] - - - - - 00 - EPFR24 [R/W] - - - - - - - - 000DDCH Reserved 000DE0H to 000DFCH PFR01 [R/W] 00000000 *1 PFR05 [R/W] 00000000 *1 PFR09 [R/W] 00 - - 0000 *1 PFR13 [R/W] - - - - - 000 *1 PFR17 [R/W] 0000 - - - - Reserved PFR25 [R/W] 00000000 PFR29 [R/W] 00000000 EPFR01 [R/W] - - - - - - - - EPFR05 [R/W] - - - - - - - - EPFR09 [R/W] - - - - - - - - EPFR13 [R/W] - - - - - 0 - - EPFR17 [R/W] - - - - - - - - Reserved EPFR25 [R/W] - - - - - - - - EPFR29 [R/W] - - - - - - - - PFR02 [R/W] 00000000 *1 PFR06 [R/W] 00000000 *1 PFR10 [R/W] - 000 000 - *1 PFR14 [R/W] 00000000 PFR18 [R/W] - 000 - 000 PFR22 [R/W] - - 00 - 0 - 0 PFR26 [R/W] 00000000 Reserved MB91460E Series PFR03 [R/W] 00000000 *1 PFR07 [R/W] 00000000 *1 Reserved PFR15 [R/W] - - - - 0000 PFR19 [R/W] - 000 - 000 PFR23 [R/W] - - 000000 PFR27 [R/W] 00000000 Block R-bus Port Function Register Reserved Reserved EPFR02 [R/W] - - - - - - - - EPFR06 [R/W] - - - - - - - - EPFR10 [R/W] - - 00 - - - - EPFR14 [R/W] 00000000 EPFR18 [R/W] - 00 - - 00 - EPFR22 [R/W] - - - - - - - - EPFR26 [R/W] 00000000 Reserved EPFR03 [R/W] - - - - - - - - EPFR07 [R/W] - - - - - - - - Reserved EPFR15 [R/W] - - - - 0000 EPFR19 [R/W] - 0 - - - 0 - - EPFR23 [R/W] - - - - - - - - EPFR27 [R/W] 00000000 R-bus Extra Port Function Register Reserved Reserved 1. In internal vector fetch mode (MD[2:0]=000) PFR00 to PFR13 are initialized to 0x00 for GPIO mode. In external vector fetch mode (MD[2:0]=001) PFR00 to PFR13 are initialized to 0xFF to enable the external bus. (Continued) DS705-00002-1v3-E 125
Page 1 and 2:
FUJITSU SEMICONDUCTOR DATA SHEET 32
Page 3 and 4:
MB91460E Series (Continued) • Rea
Page 5 and 6:
MB91460E Series Sound Generator 1 c
Page 7 and 8:
MB91460E Series DS705-00002-1v3-E 7
Page 9 and 10:
(Continued) Pin no. Pin name I/O 66
Page 11 and 12:
Page 13 and 14:
Page 15 and 16:
2. Power supply/Ground pins MB91460
Page 17 and 18:
Type Circuit Remarks MB91460E Serie
Page 19 and 20:
Type Circuit Remarks G Mask ROM and
Page 21 and 22:
Type Circuit Remarks M CMOS level t
Page 23 and 24:
(Continued) Example of using opposi
Page 25 and 26:
■ NOTES ON DEBUGGER 1. Execution
Page 27 and 28:
■ A/D CONVERTER / RANGE COMPARATO
Page 29 and 30:
3. Block Diagram of A/D Converter T
Page 31 and 32:
1. On MB91F467E, ADC1 does not exis
Page 33 and 34:
• ADCS1 : Access: Half-word, Byte
Page 35 and 36:
MB91460E Series [bit 9] STRT (Start
Page 37 and 38:
4.2. Common Data Register (ADCR1, A
Page 39 and 40:
4.5. A/D Channel Setting Register (
Page 41 and 42:
5.2. Range Comparator Registers The
Page 43 and 44:
5.2.3. Inverted Range Selection reg
Page 45 and 46:
MB91460E Series The interrupt condi
Page 47 and 48:
6. Operation of A/D Converter MB914
Page 49 and 50:
6.5. Scan Conversion The following
Page 51 and 52:
MB91460E Series The automatic inter
Page 53 and 54:
■ CLOCK SUPERVISOR (New Feature)
Page 55 and 56:
2.1. Clock Supervisor Control Regis
Page 57 and 58:
3. Block Diagram Clock Supervisor M
Page 59 and 60:
MB91460E Series Figure 0-4 Timing D
Page 61 and 62:
Page 63 and 64:
Page 65 and 66:
4.3. Re-enabling the RC-oscillator
Page 67 and 68:
MB91460E Series Figure 0-11 Timing
Page 69 and 70:
Timing Diagram: Waking up from Sub
Page 71 and 72:
4.9. RTC mode (STOP mode with Real
Page 73 and 74: 4.11. Check if reset was asserted b
Page 75 and 76: ■ MB91460E Series DS705-00002-1v3
Page 77 and 78: 2. Standby RAM MB91460E Series MB91
Page 79 and 80: 3.3. EXTE: Shutdown recovery extern
Page 81 and 82: [bit 1] RTCF: Real Time Clock recov
Page 83 and 84: 3.6. EXTLV1/2: Shutdown recovery ex
Page 85 and 86: 4.1.3. Shutdown with Real Time Cloc
Page 87 and 88: 4.1.8. External Interrupts: Level o
Page 89 and 90: 4.3. Determining the Reset Source a
Page 91 and 92: 4.5. I/O Behaviour in Shutdown Duri
Page 93 and 94: 3. Programming model 3.1. Basic pro
Page 95 and 96: 4.3. CCR (Condition Code Register)
Page 97 and 98: ■ EMBEDDED PROGRAM/DATA MEMORY (F
Page 99 and 100: 3.2. Flash access timing settings i
Page 101 and 102: 4. Parallel Flash programming mode
Page 103 and 104: 5. Poweron Sequence in parallel pro
Page 105 and 106: 6.3. Security Vector FSV2 MB91460E
Page 107 and 108: ■ MEMORY MAPS 1. MB91F467EA 00000
Page 109 and 110: Address 000000H 000004H 000008H Reg
Page 111 and 112: (Continued) Address 0000A0H Registe
Page 113 and 114: (Continued) Address 000180H Reserve
Page 115 and 116: (Continued) Address 000200H 000204H
Page 117 and 118: (Continued) Address 000348H 00034CH
Page 119 and 120: (Continued) Address 00048CH 000490H
Page 121 and 122: (Continued) Address + 0 + 1 Registe
Page 123: Address 000704H 000708H 00070CH 000
Page 127 and 128: (Continued) Address 000E80H 000E84H
Page 129 and 130: (Continued) Address 002000H to 006F
Page 131 and 132: (Continued) Address 00C080H 00C084H
Page 133 and 134: (Continued) Address 00C1A0H 00C1A4H
Page 135 and 136: Address 00F09CH 00F0A0H 00F0A4H 00F
Page 137 and 138: 32bit read/write dat[31:0] dat[31:0
Page 139 and 140: (Continued) Interrupt Decimal Inter
Page 141 and 142: (Continued) Interrupt Decimal Inter
Page 143 and 144: ■ RECOMMENDED SETTINGS 1. PLL and
Page 145 and 146: MB91460E Series (Continued) Modulat
Page 147 and 148: MB91460E Series (Continued) Modulat
Page 149 and 150: (Continued) Modulation Degree (k) R
Page 151 and 152: “H” level average output curren
Page 153 and 154: 2. Recommended operating conditions
Page 155 and 156: 3. DC characteristics MB91460E Seri
Page 157 and 158: Parameter Symbol Analog inputleakag
Page 159 and 160: MB91460E Series 4. A/D converter ch
Page 161 and 162: Digital output 3FFH 3FEH 3FDH 004H
Page 163 and 164: 5. Alarm comparator characteristics
Page 165 and 166: 7. AC characteristics 7.1. Clock ti
Page 167 and 168: 7.3. LIN-USART Timings at VDD5 = 3.
Page 169 and 170: 7.4. I 2 C AC Timings at VDD5 = 3.0
Page 171 and 172: 7.5. Free-run timer clock Input pul
Page 173 and 174: MCLKO CSXn delayed CSXn ASX ADDRESS
Page 175 and 176:
MCLKO MCLKI CSXn WRXn (as byte enab
Page 177 and 178:
MB91460E Series 7.7.4. Synchronous
Page 179 and 180:
MB91460E Series 7.7.6. Asynchronous
Page 181 and 182:
7.7.8. RDY waitcycle insertion Para
Page 183 and 184:
7.7.10. Clock relationships MB91460
Page 185 and 186:
MCLKO DACKX DEOP delayed DACKX dela
Page 187 and 188:
MCLKO CSXn delayed CSXn ASX ADDRESS
Page 189 and 190:
MCLKO MCLKI CSXn WRXn (as byte enab
Page 191 and 192:
MB91460E Series 7.8.4. Synchronous
Page 193 and 194:
MB91460E Series 7.8.6. Asynchronous
Page 195 and 196:
7.8.8. RDY waitcycle insertion Para
Page 197 and 198:
7.8.10. Clock relationships MCLKO
Page 199 and 200:
MCLKO DACKX DEOP delayed DACKX dela
Page 201 and 202:
■ PACKAGE DIMENSION 208-pin plast
Page 203 and 204:
Version/ Date Ver. 0.8 2009-10-19 V
Page 205 and 206:
■ CHANGES IN THIS EDITION DS705-0
Page 207 and 208:
MEMO MB91460E Series DS705-00002-1v
Page 209:
MB91460E Series DS705-00002-1v3-E 2
show all

FR60 MB91460E Series - Microcontrollers - Fujitsu

Create successful ePaper yourself

Delete template?

Save as template?