11.07.2015 Views

section 7 - Index of

section 7 - Index of

section 7 - Index of

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

X: Y: xv Memory Data Move X: Y:Example:MPYR X1 ,YO,A X1,X:(RO)+ YO,"Y:(R4)+N4 ;X1 *YO -+ A,save X1 and YOBefore ExecutionAfter ExecutionX1 $123123 X1 $123123YO $456456 YO I $456456RO $1000 RO I $1001R4 $0100 R4 I $0123N4 $0023 N4 I $0023X:$1000 $000000 X:$1000 I $123123Y:$0100 I $000000 Y:$0100 I $456456Explanation <strong>of</strong> Example: Prior to execution, the 24-bit X1 register contains the value$123123, the 24-bit YO register contains the value $456456, the 16-bit RO address regis.:.ter contains the value $1000, the 16-bit R4 address register contains the value $0100,the 16-bit N4 address <strong>of</strong>fset register contains the value $0023, the 24-bit X memory locationX:$1000 contains the value $000000, and the 24-bit Y memory location Y:$0100contains the value $000000. The execution <strong>of</strong> the parallel move portion <strong>of</strong> the instruction,X1,X:(RO)+ YO,Y:(R4)+N4, moves the 24-bit value in the X1 register into the 24-bit Xmemory location X:$1 000 using the 16-bit RO address register, moves the 24-bit value inthe YO register into the 24-bit Y memory location Y:$0100 using the 16-bit R4 addressregister, updates the 16-bit value in the RO address register, and updates the 16-bit R4address register using the 16-bit N4 address <strong>of</strong>fset register. The contents <strong>of</strong> the N4address <strong>of</strong>fset register are not affected.-Condition Codes:15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 01 LF I DM I T I·· I S1 1 so 1 11 I 10 1 s 1 L I I E u I I N z v.... MR .....CCR 1:1S - Computed according to the definition in A.5 CONDITION CODE COMPUTATIONL - Set if data limiting has occurred during parallel move.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!