30.01.2015 Views

UM10211 - Standard ICs

UM10211 - Standard ICs

UM10211 - Standard ICs

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>UM10211</strong><br />

Chapter 13: USB device controller<br />

Rev. 01 — 27 March 2007<br />

User manual<br />

1. Introduction<br />

The Universal Serial Bus (USB) is a four-wire bus that supports communication between a<br />

host and one or more (up to 127) peripherals. The host controller allocates the USB<br />

bandwidth to attached devices through a token-based protocol. The bus supports hot<br />

plugging and dynamic configuration of the devices. All transactions are initiated by the<br />

host controller.<br />

The host schedules transactions in 1 ms frames. Each frame contains a Start-Of-Frame<br />

(SOF) marker and transactions that transfer data to or from device endpoints. Each device<br />

can have a maximum of 16 logical or 32 physical endpoints. There are four types of<br />

transfers defined for the endpoints. Control transfers are used to configure the device.<br />

Interrupt transfers are used for periodic data transfer. Bulk transfers are used when the<br />

rate of transfer is not critical. Isochronous transfers have guaranteed delivery time but no<br />

error correction.<br />

For more information on the Universal Serial Bus, see the USB Implementers Forum<br />

website.<br />

The USB device controller on the LPC23xx enables full-speed (12 Mb/s) data exchange<br />

with a USB host controller.<br />

Table 233. USB related acronyms, abbreviations, and definitions used in this chapter<br />

Acronym/abbreviation<br />

AHB<br />

ATLE<br />

ATX<br />

DD<br />

DDP<br />

DMA<br />

EOP<br />

EP<br />

EP_RAM<br />

FS<br />

LED<br />

LS<br />

MPS<br />

NAK<br />

PLL<br />

RAM<br />

SOF<br />

SIE<br />

Description<br />

Advanced High-performance bus<br />

Auto Transfer Length Extraction<br />

Analog Transceiver<br />

DMA Descriptor<br />

DMA Description Pointer<br />

Direct Memory Access<br />

End-Of-Packet<br />

Endpoint<br />

Endpoint RAM<br />

Full Speed<br />

Light Emitting Diode<br />

Low Speed<br />

Maximum Packet Size<br />

Negative Acknowledge<br />

Phase Locked Loop<br />

Random Access Memory<br />

Start-Of-Frame<br />

Serial Interface Engine<br />

<strong>UM10211</strong>_1<br />

© NXP B.V. 2007. All rights reserved.<br />

User manual Rev. 01 — 27 March 2007 263 of 613

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!