30.01.2015 Views

UM10211 - Standard ICs

UM10211 - Standard ICs

UM10211 - Standard ICs

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

NXP Semiconductors<br />

<strong>UM10211</strong><br />

Chapter 7: LPC2300 VIC<br />

Table 63. VIC register map<br />

Name Description Access Reset<br />

value [1]<br />

Address<br />

VICVectPriority26 Vector priority 26 register. R/W 0xF 0xFFFF F268<br />

VICVectPriority27 Vector priority 27 register. R/W 0xF 0xFFFF F26C<br />

VICVectPriority28 Vector priority 28 register. R/W 0xF 0xFFFF F270<br />

VICVectPriority29 Vector priority 29 register. R/W 0xF 0xFFFF F274<br />

VICVectPriority30 Vector priority 30 register. R/W 0xF 0xFFFF F278<br />

VICVectPriority31 Vector priority 31 register. R/W 0xF 0xFFFF F27C<br />

VICAddress Vector address register. When an IRQ interrupt occurs, the<br />

Vector Address Register holds the address of the currently<br />

active interrupt.<br />

R/W 0 0xFFFF FF00<br />

[1] Reset Value reflects the data stored in used bits only. It does not include reserved bits content.<br />

4. VIC registers<br />

Table 64.<br />

The following section describes the VIC registers in the order in which they are used in the<br />

VIC logic, from those closest to the interrupt request inputs to those most abstracted for<br />

use by software. For most people, this is also the best order to read about the registers<br />

when learning the VIC.<br />

4.1 Software Interrupt Register (VICSoftInt - 0xFFFF F018)<br />

The VICSoftInt register is used to generate software interrupts. The contents of this<br />

register are ORed with the 32 interrupt requests from the various peripherals, before any<br />

other logic is applied.<br />

Software Interrupt register (VICSoftInt - address 0xFFFF F018) bit description<br />

Bit Symbol Value Description Reset<br />

value<br />

31:0 See Table 7–78<br />

“Interrupt sources<br />

bit allocation<br />

table”.<br />

Table 65.<br />

0 Do not force the interrupt request with this bit number. Writing zeroes to bits<br />

in VICSoftInt has no effect, see VICSoftIntClear (Section 7–4.2).<br />

1 Force the interrupt request with this bit number.<br />

4.2 Software Interrupt Clear Register (VICSoftIntClear - 0xFFFF F01C)<br />

The VICSoftIntClear register is a ’Write Only’ register. This register allows software to<br />

clear one or more bits in the Software Interrupt register, without having to first read it.<br />

Software Interrupt Clear register (VICSoftIntClear - address 0xFFFF F01C) bit description<br />

Bit Symbol Value Description Reset<br />

value<br />

31:0 See Table 7–78<br />

“Interrupt sources<br />

bit allocation table”.<br />

0 Writing a 0 leaves the corresponding bit in VICSoftInt unchanged. 0<br />

1 Writing a 1 clears the corresponding bit in the Software Interrupt register,<br />

removing any interrupt that may have been generated by that bit.<br />

0<br />

<strong>UM10211</strong>_1<br />

© NXP B.V. 2007. All rights reserved.<br />

User manual Rev. 01 — 27 March 2007 79 of 613

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!