NASA Scientific and Technical Aerospace Reports

the program executes at least 100 times as fast as SPICE2, yet produces discrete waveforms with timing typically within l0
percent of SPICE2.
Author
Simulators; Switches; Metal Oxide Semiconductors; Circuits; Time Lag
20060002173 California Univ., Davis, CA, USA
A Simulation Model of the Composite ‘Pinch Resistor’ Device Structure on Linear Bipolar Semi-Custom Integrated
Circuits
Current, K. W.; Okahata, D. M.; Edwards, F. A.; 1987 IEEE International Symposium on Circuits and Systems, Volume 2;
1987, pp. 596-599; In English; See also 20060002103; Copyright; Avail.: Other Sources
A circuit simulaiton model of the composite ‘pinch resistor’ device structure on linear bipolar semi-custom integrated
circuits is presented. This model represents the operation of a pair of pinch resistors, and all of their parasitic devices in their
isolated epi region. Parasitics included in the model are the JFETs, and the vertical and lateral pnp transistors associated with
the pinch resistors. Good agreement between simulated and experimental results has been found in DC, AC, and transient
circuit examples. With this new model, the behavior of this useful composite set of devices may be more completely depicted
in circuit simulations.
Author
Resistors; Integrated Circuits; Bipolarity; Simulation; Mathematical Models
20060002174 Illinois Univ., IL, USA
An Event-Driven, Relaxation-Based Multirate Integration Scheme for Circuit Simulation
Saleh, Resve A.; Newton, A. Richard; 1987 IEEE International Symposium on Circuits and Systems, Volume 2; 1987,
pp. 600-603; In English; See also 20060002103; Copyright; Avail.: Other Sources
Recently, a number of new circuit simulators have been developed which reduce simulation runtimes by exploiting two
properties of waveforms called ‘latency’ and ‘multirate behavior’. While these simulators have successfully reduced the
overall runtimes, it has been observed that the speed improvement varies from one circuit to another. In this paper, simple
operations are described to compute upper bounds on the speed improvement when these two waveform properties are
exploited for a given circuit. These upper bounds are used to evaluate the performance of two relaxation-based algorithms.
The first algorithm, called Iterated Timing Analysis (ITA), exploits the latency property and has been described previously.
The second algorithm, which is described in detail in this paper, is a new multirate integration scheme based on ITA. It permits
the use of different step sizes to solve different components of a system and uses a novel approach called ‘selective-backup’
to handle step rejections. The two algorithms have been implemented in a new program called SPLICE3 and a number of
simulation results are presented in this paper.
Author
Circuits; Simulation; Algorithms; Iteration; Relaxation Method (Mathematics)
20060002175 Arizona Univ., AZ, USA
A Device Simulation Tool for High-Voltage Bipolar Devices
Qiming, Wu; Cellier, Francois E.; 1987 IEEE International Symposium on Circuits and Systems, Volume 2; 1987,
pp. 612-616; In English; See also 20060002103; Copyright; Avail.: Other Sources
This paper presents a device simulation tool for high-voltage bipolar devices. This two dimensional device simulation
software package can be used by the design engineer for the optimization of topology and physical parameters of a device in
order to Increase its breakdown voltage. A variety of applications have indicated that this tool is a versatile, user-friendly, and
numerically efficient device simulator. In this paper, some interesting results are shown.
Author
Bipolarity; Computerized Simulation; High Voltages; Topology
20060002176 North Carolina State Univ., Raleigh, NC, USA
Sensitivity Analysis of PWL Circuits
Elcherif, Y. S.; Lin, P. M.; 1987 IEEE International Symposium on Circuits and Systems, Volume 2; 1987, pp. 621-624; In
English; See also 20060002103; Copyright; Avail.: Other Sources
Basic relations are given for transient sensitivity computation of piecewise linear (PWL) circuits using the adjoint network
and sensitivity network approaches. A method is presented for computer aided formulation and solution of the PWL transient
76