02.07.2013 Views

PDP11 PeripheralsHbk 1972 - Trailing-Edge

PDP11 PeripheralsHbk 1972 - Trailing-Edge

PDP11 PeripheralsHbk 1972 - Trailing-Edge

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

8.6 FULL DUPLEX 8·BIT ASYNCHRONOUS LINE INTERFACE UNIT-KLll<br />

The KUl will connect the PDP-ll with full duplex 8-bit asynchronous serial lines<br />

and is used with Teletypes or other terminals. The standard interface provides a<br />

20 milliamp. current loop output and a contact closure input for interfacing to<br />

standard Teletype-circuits. The KL1l can be modified to interface to local EIA terminals<br />

by using the DEllA. The DEllA provides ElA data leads and connects to<br />

the local terminal via a 25-pin female connector. This allows EIA terminals which<br />

have a 25-pin male connector to plug directly into the DEll-A. (Note that the 25pin<br />

female connector of the DEll-A will not plug directly into modems which also<br />

have 25-pin female connectors. To interface to asynchronous modems use the<br />

DCll or OMll.)<br />

8.6.1 Programming<br />

Each KL1l contains four requests and hence, requires four addresses. Address<br />

space has been assigned for 16 KL1ls. In addition to the console Teletype which<br />

is discussed in Chapter 2. The four registers and their addresses are listed below<br />

for KL1l unit XX where XX ranges from 50 to 67.<br />

REGISTER ADDRESS<br />

Receiver Status Register 776XXO<br />

Receiver Buffer Register 776XX2<br />

Transmitter Status Register 776XX4<br />

Transmitter Buffer Register 776XX6<br />

The bit assignments are the same as the console Teletype described in Chapter 2.<br />

Each KLll interface requires one interrupt vector. The vector addresses are assigned<br />

from 300 to 777.<br />

All Kllis are shipped with their bus request line attached to BR4. This is changeable<br />

in the field by using a Priority Jumper Plug.<br />

8.6.2 Specifications<br />

MODELS AVAILABLE<br />

KlllA:<br />

KUlB:<br />

KlllC:<br />

KlllD:<br />

KlllE:<br />

KlllF:<br />

DEllA:<br />

Data Format:<br />

Order Transmission:<br />

Bus Load:<br />

Data Signals:<br />

Control for ASR and KSR Teletypes - Full Duplex<br />

110 Baud.<br />

Full Duplex Asynchronous Line Interface Unit 150<br />

Baud<br />

Full Duplex Asynchronous Line Unit 300 Baud<br />

Full Duplex Asynchronous Line Unit 600 Baud<br />

Full Duplex Asynchronous Line Interface Unit 1200<br />

Baud Send, 100 Baud Receive<br />

Full Duplex Asynchronous Line Interface Unit 2400<br />

Baud .<br />

EIA Level, RS·232-C Line Adapter for VT05,VT06 or<br />

other 8-Bit EIA Level Devices .. (Requires Kll1 Interface).<br />

Mounts on KLll<br />

One Start Bit. 8 Data Bits, 2 Stop Bits on KLlI-A<br />

and 1 Stop Bit on KUlB through KLllF.<br />

Low order bit first<br />

One line unit represents a one unit load to the<br />

PDP-ll UNIBUS. The UNIBUS can handle unit<br />

loads. For more tha n unit loads a Bus Extender,<br />

DBl1·A must be used.<br />

For KLll 20 mao output contact closure input. For<br />

KLll plus DEllA. Conforms to EIA RS·232·C<br />

151

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!