02.07.2013 Views

PDP11 PeripheralsHbk 1972 - Trailing-Edge

PDP11 PeripheralsHbk 1972 - Trailing-Edge

PDP11 PeripheralsHbk 1972 - Trailing-Edge

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

BIT<br />

15<br />

14<br />

13<br />

12<br />

11<br />

10<br />

9<br />

8<br />

7<br />

6<br />

NAME<br />

Error<br />

Card Done<br />

Card Supply Error<br />

Card Reader Check<br />

Timing Error<br />

Reader To on Line<br />

Busy<br />

Reader Ready Status<br />

Column Date<br />

Reader Interrupt Enable<br />

DESCRI PTION<br />

When set, it indicates that an error has occurred.<br />

When set, indicates that one card has<br />

passed through the read station and another<br />

one may be demanded from the input<br />

hopper. ,<br />

When set indicates that the input hopper<br />

is empty or output stack is full. This signal<br />

is provided by mark sense card readers<br />

only and is not normally available with<br />

punched card units.<br />

Set to indicate abnormal condition in the<br />

card reader. Four conditions can cause<br />

this bit to be set:<br />

a)Feed error<br />

b)Motion error<br />

c)Stack Fail<br />

d)Dark Light Check<br />

These signals are only available from<br />

mark sense readers.<br />

When set it indicates that a new column of<br />

data arrived into the CRB before the previously<br />

loaded column was attended to by<br />

a program.<br />

Indicates that the reader went on-line.<br />

Sensing an error or operating the stop<br />

switch on the card reader panel causes the<br />

reader to go off-line. Operating the start<br />

switch brings the reader on-line providing<br />

no error causing condition exists.<br />

Indicates that a card is being read.<br />

When set, indicates the reader is off line;<br />

o indicates on-line and hence ready to accept<br />

read commands.<br />

Indicates that a column of data is ready in<br />

CRB.<br />

If declared as "1" while loading the status<br />

register, this bit allows the CARD DONE,<br />

COLUMN DONE, or ERROR bit, to cause a<br />

program interrupt.<br />

25

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!