28.01.2013 Views

LCLS Conceptual Design Report - Stanford Synchrotron Radiation ...

LCLS Conceptual Design Report - Stanford Synchrotron Radiation ...

LCLS Conceptual Design Report - Stanford Synchrotron Radiation ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

L C L S C O N C E P T U A L D E S I G N R E P O R T<br />

7.7.2 Layout and Performance of the Present SLAC Linac RF<br />

The SLAC linac is divided into 30 sectors, of which the <strong>LCLS</strong> will utilize sectors 21 through<br />

30. The rf distribution for two adjacent, nominal sectors is shown in Figure 7.53, showing how<br />

the rf power is derived for each sector and distributed to each of the eight klystrons in the sector.<br />

A 476-MHz master oscillator located in sector-0 of the linac transmits low-level power along a<br />

phase stabilized Main Drive Line (MDL).<br />

To Master Oscillator<br />

in Sector 0<br />

shielding<br />

×6<br />

Fox phase<br />

shifter<br />

Klystron<br />

and SLED<br />

2 W Amp<br />

Sub Booster<br />

60 kW<br />

Main Drive Line 476 MHz<br />

Sector Phase Reference Line 2856 MHz<br />

Klystron Drive Line<br />

PAD<br />

A B C D<br />

×4 Accelerating sections<br />

per Klystrons<br />

‘head-tail’<br />

phase detector<br />

×8 Klystrons per sector<br />

×6<br />

Sector Phase shifter in feedback sectors only<br />

A B C D<br />

Load coupler ×4 Accelerating sections<br />

per Klystrons<br />

Sector beam<br />

phase monitor<br />

Figure 7.53 Schematic of two adjacent nominal sectors showing distribution of rf power to the<br />

klystrons.<br />

An interferometer controls the overall phase length of the MDL to compensate for<br />

temperature related diurnal phase variations, an example of which is shown in Figure 7.54. At<br />

each sector boundary a ×6-multiplier is coupled to the MDL and provides 2856-MHz power for<br />

the sector phase reference line and the sub-booster driving 8 klystrons. The sector drive line and<br />

the Phase Reference Line (PRL) run the length of one sector and are temperature stabilized over<br />

most (but not all) of their length. A ‘head-tail’ phase detector monitors the phase error between<br />

adjacent sectors. Phase errors of the order of several degrees between adjacent sectors are typical<br />

in the present distribution system, as shown in Figure 7.55, and are the result of imperfect<br />

compensation of temperature discrepancies and other various sources.<br />

A C C E L E R A T O R ♦ 7-81

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!