06.11.2014 Views

A User Centric Security Model for Tamper-Resistant Devices

A User Centric Security Model for Tamper-Resistant Devices

A User Centric Security Model for Tamper-Resistant Devices

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

8.3 Runtime Protection Mechanism<br />

environment.<br />

8.3.2 Attacker's Capability<br />

Be<strong>for</strong>e we delve into the discussion of the proposed runtime protection mechanism, we rst<br />

dene the capabilities of an attacker in the context of a UCOM environment. Due to the<br />

advancement in the chip technology and hardware protection mechanisms [230], we have<br />

taken a realistic approach in dening the attacker's capability, taking into consideration the<br />

current state-of-the-art in attack methodologies <strong>for</strong> smart cards. The attacker's capabilities<br />

taken into consideration <strong>for</strong> the proposed runtime protection mechanism are listed as below:<br />

1. Has the knowledge of the underlying (hardware and software) architecture.<br />

2. Has the ability to load a customised application onto a given UCTD.<br />

3. Has the capability to induce a fault attack at a precise clock cycle.<br />

4. Has the limited capability of changing a byte value to either 0x00 or 0xFF, or a<br />

random value in between.<br />

5. Can change values stored in a non-volatile memory permanently within the limits of<br />

the capability four.<br />

6. Has the ability to inject multiple faults; however, only in serial fashion (i.e. after injecting<br />

a fault, he waits <strong>for</strong> the results be<strong>for</strong>e injecting the next fault). The adversary<br />

cannot inject multiple faults in parallel injecting two faults simultaneously.<br />

Capability four restricts an adversary to induce a precise byte error rather than the precise<br />

bit error (section 8.2.2.1). This restriction is based on the underlying smart card hardware<br />

architecture. This is not to say that precise bit errors are not possible in smart cards. On<br />

the contrary, they are technically possible but increasing density of packaging (i.e. chip<br />

fabrication) makes it challenging to change a value of bit in comparison to changing the<br />

value of a byte.<br />

The rationale behind the choice of multiple fault attacks in serial fashion than parallel is<br />

to give precise control and reproducibility of the attack. In fault attacks where a malicious<br />

user injects multiple faults simultaneously (parallel), it is dicult to assess whether the rst<br />

fault injection was successful; there<strong>for</strong>e, injecting the second fault may be less productive.<br />

As it may not achieve the desired eect if the rst fault did not work.<br />

In our proposed framework, we intend to protect the underlying runtime environment and<br />

applications hosted on it. However, if an application is designed with an intention that<br />

196

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!