Retinal Prosthesis Dissertation - Student Home Pages

OVERMAPPING of BRAM resources should be ignored if the design is
over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
Number of bonded IOBs: 23 out of 480 4%
IOB Flip Flops: 4
Place and route report example
Release 11.4 par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved.
EECEAYPG11: Thu May 20 14:36:09 2010
par -ise imp_send_1024.ise -w -intstyle ise -ol std -t 1 top_wrapper_map.ncd
top_wrapper.ncd top_wrapper.pcf
Constraints file: top_wrapper.pcf.
"top_wrapper" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
vv
INFO: Security: 54 - 'xc5vlx50t' is a WebPack part.
----------------------------------------------------------------------
INFO: Par: 465 - The PAR option, "-t" (Starting Placer Cost Table), will be disabled
in the next software release when
used in combination with MAP -timing (Perform Timing-Driven Packing and
Placement) or when run with V5 or newer
architectures. To explore cost tables, please use the MAP option, "-t" (Starting
Placer Cost Table), instead.
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
INFO: Par: 282 - No user timing constraints were detected or you have set the option
to ignore timing constraints ("par
-x"). Place and Route will run in "Performance Evaluation Mode" to automatically
improve the performance of all
internal clocks in this design. Because there are not defined timing requirements, a
timing score will not be
reported in the PAR report in this mode. The PAR timing summary will list the
performance achieved for each clock.
Note: For the fastest runtime, set the effort level to "std". For best performance,
set the effort level to "high".
Device speed data version: "PRODUCTION 1.66 2009-11-16".
Device Utilization Summary:
Number of BUFGs 4 out of 32 12%
Number of DCM_ADVs 1 out of 12 8%
Number of External IOBs 29 out of 480 6%
Number of LOCed IOBs 0 out of 29 0%
Number of OLOGICs 10 out of 560 1%
Number of RAMB36_EXPs 1 out of 60 1%
Number of Slice Registers 145 out of 28800 1%
Number used as Flip Flops 142
Number used as Latches 3
Number used as LatchThrus 0
Number of Slice LUTS 208 out of 28800 1%
Number of Slice LUT-Flip Flop pairs 217 out of 28800 1%
Overall effort level (-ol): Standard
177 of 200