04.11.2012 Views

1 Montgomery Modular Multiplication in Hard- ware

1 Montgomery Modular Multiplication in Hard- ware

1 Montgomery Modular Multiplication in Hard- ware

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

FEI KEMT<br />

0,75<br />

0,5<br />

0,25<br />

1<br />

0<br />

1 30 59 88 117 146 175 204<br />

(a) KM /KD = 212/207<br />

0,75<br />

0,5<br />

0,25<br />

1<br />

0<br />

1 30 59 88 117 146 175<br />

(b) KM /KD = 516/175<br />

Figure 6 – 5 Distribution of mean values of ordered CLJ signal samples obta<strong>in</strong>ed dur<strong>in</strong>g Q = 1000<br />

periods TQ<br />

On-chip reorder<strong>in</strong>g In order to make possible a better analysis of samples pro-<br />

cessed <strong>in</strong> TRNG we implemented the follow<strong>in</strong>g method for on-chip reorder<strong>in</strong>g of the<br />

samples.<br />

The structure of order<strong>in</strong>g logic is illustrated <strong>in</strong> Figure 6 – 6. Samples com<strong>in</strong>g<br />

from the TRNG are cont<strong>in</strong>ually written <strong>in</strong> a dual-port memory block organised as<br />

512 1-bit wide words (usually we do not use KD parameter, which determ<strong>in</strong>es the<br />

number of samples <strong>in</strong> one period, bigger than 512). Writ<strong>in</strong>g address is <strong>in</strong>itialised<br />

with each new period TQ signalised by signal next tq. In order to read samples <strong>in</strong> a<br />

way they create the CLJ clock waveform we need to set a correct read<strong>in</strong>g address.<br />

This operation is done by a LUT implemented as a ROM block. Input of the table<br />

is identical with writ<strong>in</strong>g address, and output of LUT is used as a read<strong>in</strong>g address<br />

from samples memory. The content of ROM – the LUT can be easily generated<br />

us<strong>in</strong>g Equation 5.12.<br />

Signal sample ord was assigned to an output p<strong>in</strong> of DSP Stratix board and<br />

measured by a scope (Tektronix TDS 3052), with trigger signal next tq. In Figure 6 –<br />

7 we present the measured waveform. The parameters of the TRNG are follow<strong>in</strong>g:<br />

MCLK = 13, DCLK = 12, MCLJ = 14, DCLJ = 11, KM = 168, KD = 143, K −1<br />

M = 103.<br />

In the region of edge (<strong>in</strong> this particular case, on fall<strong>in</strong>g edge). Ordered samples<br />

do not create ideal rectangular waveform, <strong>in</strong>stead there can be observed more edges<br />

<strong>in</strong> one period. Samples placed around a position of an ideal edge are sampled <strong>in</strong><br />

different tim<strong>in</strong>g <strong>in</strong>stances (due to required reorder<strong>in</strong>g of the samples <strong>in</strong> time). Hence,<br />

they may be <strong>in</strong>fluenced by different amount of jitter or said <strong>in</strong> other words, jitter<br />

changes are faster than sampl<strong>in</strong>g frequency. This fact causes more than one change<br />

(edge) of the signal. In order to make a better analysis of this phenomenon we need<br />

to collect samples from the edge region for several hundreds of subsequent periods.<br />

110

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!