Christoph Haederli - Les thÃ¨ses en ligne de l'INP - Institut National ...

More documents

Recommendations

Info

Application and Verification 151 TABLE 62, FEATURES OF THE DIFFERENT NP CONTROL SCHEMES (PART 1) CM / Impact on losses NP current range (I max – I min, measure for controlability) Harmonic performance in steady state (NP control not active) Output voltage distortion when NP control active DC link dimensioning (Note 1) Implementation, Computational effort at runtime Unconstrained DC CM injection, reference case no jumps / no impact on losses below standard range for reactive power operation (Note 2) According to base modulation scheme (e.g. PD PWM and /or CSVM) No increase compared to steady state standard value simple, low computational effort Real-time NP current function occasional jumps / small loss increase standard range According to base modulation scheme No increase compared to steady state Reactive power: smaller DC link possible simple, low computational effort 6 th harmonic no jumps / no impact on losses almost standard range including for reactive power operation According to base modulation scheme No increase compared to steady state Reactive power: smaller DC link possible simple, low computational effort Modified vectors jumps in each cycle / medium loss increase significantly above standard range at low modulation depth for all load angles According to base modulation scheme No increase compared to steady state Low modulation depth: smaller DC link possible off line calculation of suitable sequences, low computational effort (look up tables) Virtual vectors 1 jumps in each cycle / medium loss increase significantly above standard range at medium modulation depth for all load angles According to base modulation scheme No increase compared to steady state Reactive power: significantly smaller DC link off line calculation of suitable sequences, low computational effort (look up tables) Virtual vectors 2 jumps each cycle / large loss increase significantly above standard range at high modulation depth for all load angles According to base modulation scheme Significant increase of THD due to the 2 level steps Reactive power: significantly smaller DC link off line calculation of suitable sequences, low computational effort (look up tables) Note 1: The comments on DC link dimensioning only refer to the constraints imposed by NP controllability for a specific modulation scheme. In reality, other constraints may be dominant (e.g. energy for ride through). Note 2: standard range refers to the physical limitation of the NP current for a 3-L NPC in optimum modulation (without virtual vectors) as introduced in paragraph 4.7.1.2.
152 Application and Verification TABLE 63, FEATURES OF THE DIFFERENT NP CONTROL SCHEMES (PART 2) CM / Impact on losses NP current range (I max – I min, measure for controlability) Harmonic performance in stead state (NP control not active) Output voltage distortion when NP control active DC link dimensioning (Note 1) Implementation, computational effort at runtime Optimal sequence occasional jumps / medium loss increase above standard range for all load angles (Note 2) WTHD is slightly higher than for CSVM, but still better than many other modulation schemes No increase compared to steady state Depends highly on prediction horizon, theoretically smaller DC link possible Complex algorithms (prediction and optimization), high computational effort ANPC 3 smooth modulation, good switching loss distribution above standard range for all load angles According to base modulation scheme No increase compared to steady state Smaller DC link possible simple, low computational effort SMC A (Note 3) smooth modulation, good switching loss distribution above standard range for all load angles According to base modulation scheme No increase compared to steady state Smaller DC link possible simple, low computational effort SMC B (Note 3) Simultaneous commutations required, losses increase above standard range for all load angles According to base modulation scheme No increase compared to steady state Smaller DC link possible simple, low computational effort SMC FC (Note 3) Pure FC operation with doubled commutation voltage and increased losses NP current is zero Significantly increased distortion Significantly increased distortion Smaller DC link possible simple, low computational effort Note 1: The comments on DC link dimensioning only refer to the constraints imposed by NP controllability for a specific modulation scheme. In reality, other constraints may be dominant (e.g. energy for ride through). Note 2: standard range refers to the physical limitation of the NP current for a 3-L NPC in optimum modulation (without virtual vectors) as introduced in paragraph 4.7.1.2. Note 3: SMC A, SMC B, and SMC FC have distinctive properties. Best overall performance can be achieved if all three are combined within a given modulation scheme. (See also implementation of hysteresis modulator in chapter 1.)
Page 1 and 2:
THÈSE En vue de l'obtention du DOC
Page 3:
Acknowledgements i ACKNOWLEDGEMENTS
Page 6 and 7:
iv Table of Contents 3.4 Generic ML
Page 8 and 9:
vi Table of Contents 7.1 General mo
Page 10 and 11:
viii Résumé français (French sum
Page 12 and 13:
x Résumé français (French summar
Page 14 and 15:
xii Résumé français (French summ
Page 16 and 17:
xiv Résumé français (French summ
Page 18 and 19:
xvi Résumé français (French summ
Page 20 and 21:
xviii Résumé français (French su
Page 22 and 23:
Introduction 1 2 INTRODUCTION This
Page 24 and 25:
Introduction 3 tighter capacitor di
Page 26 and 27:
Introduction 5 TABLE 1, OPERATING R
Page 28 and 29:
Introduction 7 2.3 Glossary Note th
Page 30 and 31:
Introduction 9 2.4 Nomenclature Not
Page 32 and 33:
Introduction 11 DPC DSP DTC FC FPGA
Page 34 and 35:
ML Converter Topologies 13 3 ML CON
Page 36 and 37:
ML Converter Topologies 15 The four
Page 38 and 39:
ML Converter Topologies 17 Each swi
Page 40 and 41:
ML Converter Topologies 19 size doe
Page 42 and 43:
ML Converter Topologies 21 plus (a)
Page 44 and 45:
ML Converter Topologies 23 N >= 2,
Page 46 and 47:
ML Converter Topologies 25 (a) (b)
Page 48 and 49:
ML Converter Topologies 27 (a) (b)
Page 50 and 51:
ML Converter Topologies 29 In a pra
Page 52 and 53:
ML Converter Topologies 31 reality,
Page 54 and 55:
ML Converter Topologies 33 All cons
Page 56 and 57:
ML Converter Topologies 35 TABLE 16
Page 58 and 59:
ML Converter Topologies 37 TABLE 17
Page 60 and 61:
ML Converter Topologies 39 3.7.4.1
Page 62 and 63:
ML Converter Topologies 41 f C sw =
Page 64 and 65:
ML Converter Topologies 43 A second
Page 66 and 67:
ML Converter Topologies 45 Limitati
Page 68 and 69:
ML Converter Topologies 47 1 K M 2
Page 70:
ML Converter Topologies 49 3.8 Exec
Page 73 and 74:
52 3-L DC Link ML Converter Propert
Page 75 and 76:
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 110 and 111:
NP Control with Carrier based PWM 8
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123: NP Control with Carrier based PWM 1
Page 144 and 145: NP Control with Optimal Sequence SV
Page 170 and 171: Application and Verification 149 7
Page 174 and 175: Application and Verification 153 Th
Page 176 and 177: Application and Verification 155 7.
Page 182 and 183: Application and Verification 161 TA
Page 186 and 187: Application and Verification 165 TA
Page 188: Application and Verification 167 7.
Page 191 and 192: 170 Conclusions and Outlook 8.1.2 M
Page 193 and 194: 172 Conclusions and Outlook 8.2 Out
Page 195 and 196: 174 Conclusions and Outlook 8.3 Sum
Page 197 and 198: 176 Appendix I = 1− ) (99) ( C 2
Page 199 and 200: 178 Appendix TABLE 78, FLYING CAPAC
Page 201 and 202: 180 Appendix 9.3 Single phase NP cu
Page 203 and 204: 182 Appendix 9.4 States of the ANPC
Page 205 and 206: 184 Appendix 9.5 NP currents as a f
Page 207 and 208: 186 Appendix 9.5.3 Maximum and mini
Page 209 and 210: 188 Appendix 9.6 NP current functio
Page 211 and 212: 190 Appendix TABLE 91, NP CURRENT I
Page 213 and 214: 192 Appendix TABLE 93, NP CURRENT I
Page 216 and 217: Bibliography 195 10 BIBLIOGRAPHY [1
Page 218 and 219: Bibliography 197 [33] P. Steimer,
Page 220 and 221: Bibliography 199 neutral point bala
Page 222 and 223:
Bibliography 201 [88] J. Pou, J. Za
show all

Christoph Haederli - Les thÃ¨ses en ligne de l'INP - Institut National ...

Create successful ePaper yourself

Delete template?

Save as template?