Christoph Haederli - Les thÃ¨ses en ligne de l'INP - Institut National ...

More documents

Recommendations

Info

Introduction 7 2.3 Glossary Note that this glossary only contains expressions that are either introduced by the author or expressions considered ambiguous. TABLE 3, DEFINITION OF EXPRESSIONS Expression 3-L DC link ML converter ANPC (type) 1 ANPC (type) 2 ANPC (type) 3 Apparent output switching frequency Average switching function s (t) CM Average switching function Duty cycle Explanation A family of converters with any number of levels starting from three. The “3-L” in the expression is referring to the number of levels in the DC link only: U DC-, U NP, U DC+ ANPC converter with flying capacitors in the output converter stage only (common for upper and lower DC link) ANPC converter with flying capacitors in DC link converter stages only (separate for upper and lower DC link) ANPC converter with flying capacitors in all three converter stages (two adjacent to the DC link, one at the output) Frequency of switching actions observed at the output of the converter per phase (excluding glitches). This is not equal to the sum of the average cell frequencies, as multiple cells may switch at a time. Average value of the switching function over one modulation period (continuous function from -1 to 1). This value is equal to the output reference value if such a reference is used and is therefore a direct indicator of the output voltage (without correction according to actual DC link and flying capacitor voltages). For the 2-L converter, the duty cycle of the output half bridge could be used instead (0 to 1). For ML converters, there is no equivalent duty cycle with direct physical meaning (linked to a switching cell). However an equivalent phase leg duty cycle from 0 to 1 can be defined. The use of the average switching function is preferred in this thesis, due to its intuitive physical meaning and its good usability in equations. Common mode average switching function. This equals to the average of the average switching function of all phases in a multiphase system. Consequently, it can range from -1 to 1 for m=0 and is physically constrained to smaller values for m>0. Ratio of on time versus total time of a switching cell (variable α used in this thesis) or a switching device (variable d used in this thesis) over one modulation period. It can also refer to the relative output voltage of a phase leg referred to the DC- potential (α L used). However, such a duty cycle is not necessarily linked to a physical duty cycle of an individual device and its use in this thesis is very limited (see also above).
8 Introduction Modulation depth m NP control capacity Optimum modulation Partial MC converter Switching function s(t) Total (semiconductor) blocking voltage Total IGBT blocking voltage ratio Zero NP-voltage-offset operating point Output level reference in a 3 phase system. A DC value for modulation depth leads to sinusoidal operation of the converter. Average max. NP current minus average min. NP current over one fundamental period. This value is a measure for the controllability of the average NP current, thus NP control capacity ML modulation scheme where only single level step changes are applied. This can refer to phase voltages or to the DM voltage in multi phase systems. Optimum modulation schemes typically have lower output voltage distortion than non optimum modulation schemes for a given switching frequency. Also switching losses are typically lower (topology dependent). Figure 15 (b) gives an example of an optimum modulation single phase waveform. Note that this term does not refer to the optimization of any specific quantity and includes a wide range of possible modulation schemes. Subset of components in a split DC link ML converter forming an MC converter. Such a converter can be nested or overlapping with other parts of the converter. Components can also be shared with other partial converters. Instantaneous time dependant signal between -1 and 1 defining the output level of a converter phase leg. This signal can assume only -1 or 1 in 2-L converters, -1, 0 or 1 in 3-L converters etc. Sum of blocking voltages of a defined set of devices (e.g. all IGBT’s or all diodes in a converter) Sum of blocking voltages of all IGBT’s in a converter divided by the total blocking voltage required to block the DC link nominal voltage once. This corresponds with the total blocking voltage of one arm of a half bridge. Example: half bridges, MC converters and cascaded H- bridges have a total blocking voltage ratio of 2. Operating point on the NP current as a function of CM for zero NP voltage offset. Or in other words: the CM value (and its associated NP current) that will be applied in the case of zero NP voltage error for a given strategy. This can be the point with minimum NP current, zero if possible. However, it doesn’t necessarily have to. A strategy with a non minimum NP current ripple can be chosen instead.
Page 1 and 2: THÈSE En vue de l'obtention du DOC
Page 3: Acknowledgements i ACKNOWLEDGEMENTS
Page 6 and 7: iv Table of Contents 3.4 Generic ML
Page 8 and 9: vi Table of Contents 7.1 General mo
Page 10 and 11: viii Résumé français (French sum
Page 12 and 13: x Résumé français (French summar
Page 14 and 15: xii Résumé français (French summ
Page 16 and 17: xiv Résumé français (French summ
Page 18 and 19: xvi Résumé français (French summ
Page 20 and 21: xviii Résumé français (French su
Page 22 and 23: Introduction 1 2 INTRODUCTION This
Page 24 and 25: Introduction 3 tighter capacitor di
Page 26 and 27: Introduction 5 TABLE 1, OPERATING R
Page 30 and 31: Introduction 9 2.4 Nomenclature Not
Page 32 and 33: Introduction 11 DPC DSP DTC FC FPGA
Page 34 and 35: ML Converter Topologies 13 3 ML CON
Page 36 and 37: ML Converter Topologies 15 The four
Page 38 and 39: ML Converter Topologies 17 Each swi
Page 40 and 41: ML Converter Topologies 19 size doe
Page 42 and 43: ML Converter Topologies 21 plus (a)
Page 44 and 45: ML Converter Topologies 23 N >= 2,
Page 46 and 47: ML Converter Topologies 25 (a) (b)
Page 48 and 49: ML Converter Topologies 27 (a) (b)
Page 50 and 51: ML Converter Topologies 29 In a pra
Page 52 and 53: ML Converter Topologies 31 reality,
Page 54 and 55: ML Converter Topologies 33 All cons
Page 56 and 57: ML Converter Topologies 35 TABLE 16
Page 58 and 59: ML Converter Topologies 37 TABLE 17
Page 60 and 61: ML Converter Topologies 39 3.7.4.1
Page 62 and 63: ML Converter Topologies 41 f C sw =
Page 64 and 65: ML Converter Topologies 43 A second
Page 66 and 67: ML Converter Topologies 45 Limitati
Page 68 and 69: ML Converter Topologies 47 1 K M 2
Page 70: ML Converter Topologies 49 3.8 Exec
Page 73 and 74: 52 3-L DC Link ML Converter Propert
Page 79 and 80:
58 3-L DC Link ML Converter Propert
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 110 and 111:
NP Control with Carrier based PWM 8
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
NP Control with Optimal Sequence SV
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Application and Verification 149 7
Page 172 and 173:
Application and Verification 151 TA
Page 174 and 175:
Application and Verification 153 Th
Page 176 and 177:
Application and Verification 155 7.
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188:
Page 191 and 192:
170 Conclusions and Outlook 8.1.2 M
Page 193 and 194:
172 Conclusions and Outlook 8.2 Out
Page 195 and 196:
174 Conclusions and Outlook 8.3 Sum
Page 197 and 198:
176 Appendix I = 1− ) (99) ( C 2
Page 199 and 200:
178 Appendix TABLE 78, FLYING CAPAC
Page 201 and 202:
180 Appendix 9.3 Single phase NP cu
Page 203 and 204:
182 Appendix 9.4 States of the ANPC
Page 205 and 206:
184 Appendix 9.5 NP currents as a f
Page 207 and 208:
186 Appendix 9.5.3 Maximum and mini
Page 209 and 210:
188 Appendix 9.6 NP current functio
Page 211 and 212:
190 Appendix TABLE 91, NP CURRENT I
Page 213 and 214:
192 Appendix TABLE 93, NP CURRENT I
Page 216 and 217:
Bibliography 195 10 BIBLIOGRAPHY [1
Page 218 and 219:
Bibliography 197 [33] P. Steimer,
Page 220 and 221:
Bibliography 199 neutral point bala
Page 222 and 223:
Bibliography 201 [88] J. Pou, J. Za
show all

Christoph Haederli - Les thÃ¨ses en ligne de l'INP - Institut National ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?