Christoph Haederli - Les thèses en ligne de l'INP - Institut National ...
Christoph Haederli - Les thèses en ligne de l'INP - Institut National ...
Christoph Haederli - Les thèses en ligne de l'INP - Institut National ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
ML Converter Topologies 39<br />
3.7.4.1 Flying capacitor <strong>en</strong>ergy for MC based converters<br />
All capacitors within one MC structure are operated with the same duty cycle and all capacitors<br />
may have the same absolute voltage ripple (in<strong>de</strong>p<strong>en</strong>d<strong>en</strong>tly of their voltage rating), which means the<br />
relative ripple <strong>de</strong>creases with increasing voltage. This is required to avoid over voltages on the<br />
switches of the individual cells. Consequ<strong>en</strong>tly, all capacitors require the same capacitance C 0. In the<br />
case of the MC converter with interleaved operation, the following basic equations apply to all<br />
flying capacitors:<br />
I<br />
FC<br />
∆U<br />
= C *<br />
FC<br />
0 (8)<br />
∆tFC<br />
U<br />
∆t<br />
DC<br />
FC _ max<br />
∆ U<br />
FC _ max<br />
= k1<br />
= I<br />
FC _ max<br />
(9)<br />
N<br />
C<br />
0<br />
With k 1 indicating the allowable maximum ripple ratio in function of the supply voltage and<br />
1/N.<br />
tFC _ max<br />
= k2T SP<br />
∆ (10)<br />
With T SP as switching period time and k 2 indicating the maximum capacitor application time<br />
ratio in function of the switching period.<br />
C<br />
∆t<br />
I Nk T I<br />
FC _ max<br />
Nk2<br />
= (11)<br />
k U f<br />
FC _ max FC _ max 2 SP<br />
0<br />
I<br />
FC _ max<br />
=<br />
=<br />
∆U<br />
FC _ max<br />
k1U<br />
DC<br />
1<br />
DC<br />
sw<br />
All parameters <strong>de</strong>termining C 0 are either giv<strong>en</strong> from the system (I, N, U DC) or can be chos<strong>en</strong> as<br />
operation parameter (k 1, f sw); k 2 <strong>de</strong>p<strong>en</strong>ds on the topology. It indicates the largest expected<br />
application time ratio of the capacitor before curr<strong>en</strong>t reversal in the capacitor is possible. The<br />
following graph illustrates the maximum capacitor application time ratio in an MC converter.<br />
Flying capacitors are charged or discharged by the corresponding output curr<strong>en</strong>t, wh<strong>en</strong>ever the<br />
two adjac<strong>en</strong>t cells do not have the same state. The curr<strong>en</strong>t bypasses the flying capacitor wh<strong>en</strong> the<br />
two adjac<strong>en</strong>t cells have the same state (either low or high). Figure 36 shows the example of a 4 cell<br />
MC converters with 4 carriers with regular phase shifts (π/2 betwe<strong>en</strong> adjac<strong>en</strong>t cells) and 5 sample<br />
refer<strong>en</strong>ces. For a giv<strong>en</strong> refer<strong>en</strong>ce, the maximum capacitor application time corresponds with the<br />
phase shift betwe<strong>en</strong> adjac<strong>en</strong>t carriers, which is indicated with the bold sections of the refer<strong>en</strong>ce<br />
lines. It can be se<strong>en</strong> from the figure that the capacitor application time is constant in the<br />
intermediate part of refer<strong>en</strong>ce and going linearly to zero towards the upper and lower limits. The<br />
sign of the curr<strong>en</strong>t in the flying capacitor can be chos<strong>en</strong> every time a state using a flying capacitor is<br />
applied.