23.03.2015 Views

eZ80 CPU - writeframeofmind.biz

eZ80 CPU - writeframeofmind.biz

eZ80 CPU - writeframeofmind.biz

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>eZ80</strong> <strong>CPU</strong><br />

User Manual<br />

120<br />

RLC m<br />

Rotate Left Carry<br />

Operation<br />

Description<br />

CY 7 0<br />

The m operand is any of A, B, C, D, E, H, L, (HL), (IX+d), or (IY+d). The<br />

contents of the m operand are rotated left one bit position. Bit 7 is copied into<br />

the Carry Flag and into Bit 0 of the m operand. ADL mode affects operations<br />

with the HL, IX, or IY register. ADL mode may be overridden with the .S or .L<br />

suffix.<br />

Condition Bits Affected<br />

S<br />

Z<br />

H<br />

P/V<br />

N<br />

C<br />

m<br />

Set if result is negative; reset otherwise.<br />

Set if result is zero; reset otherwise.<br />

Reset.<br />

Set if parity is even; reset otherwise.<br />

Reset.<br />

Data from Bit 7 of the source.<br />

Mnemonic Operands ADL Mode Cycles Op Codes<br />

RLC r X 2 CB, kk<br />

RLC (HL) X 5 CB, 06<br />

RLC.S (HL) 1 6 52, CB, 06<br />

RLC.L (HL) 0 6 49, CB, 06<br />

RLC (IX+d) X 7 DD, CB, dd, 06<br />

RLC.S (IX+d) 1 8 52, DD, CB, dd, 06<br />

RLC.L (IX+d) 0 8 49, DD, CB, dd, 06<br />

RLC (IY+d) X 7 FD, CB, dd, 06<br />

RLC.S (IY+d) 1 8 52, FD, CB, dd, 06<br />

RLC.L (IY+d) 0 8 49, FD, CB, dd, 06<br />

kk = binary code 00 000 rrr where rrr identifies the A, B, C, D, E, H, and L<br />

registers assembled as follows in the object code:<br />

Register rrr<br />

A 111<br />

B 000<br />

C 001<br />

D 010<br />

E 011<br />

H 100<br />

L 101<br />

UM007701-1100

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!