You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
<strong>eZ80</strong> <strong>CPU</strong><br />
User Manual<br />
20<br />
ADD A, s<br />
ADD without Carry<br />
Operation<br />
Description<br />
A ← A + s<br />
The s operand is any of r, n, (HL), (IX+d), or (IY+d). The s operand is added to<br />
the contents of the Accumulator, which contains the result. ADL mode affects<br />
operations with the HL, IX, and IY registers. ADL mode may be overridden with<br />
the .S or .L suffix.<br />
Condition Bits Affected<br />
S<br />
Z<br />
H<br />
P/V<br />
N<br />
C<br />
Set if result is negative; reset otherwise.<br />
Set if result is zero; reset otherwise.<br />
Set if carry from Bit 3; reset otherwise.<br />
Set if overflow; reset otherwise.<br />
Reset.<br />
Set if carry from Bit 7; reset otherwise.<br />
Mnemonic Operands ADL Mode Cycles Op Codes<br />
ADD A,r X 1 jj<br />
ADD A,n X 2 C6, nn<br />
ADD A,(HL) X 2 86<br />
ADD.S A,(HL) 1 3 52, 86<br />
ADD.L A,(HL) 0 3 49, 86<br />
ADD A,(IX+d) X 4 DD, 86, dd<br />
ADD.S A,(IX+d) 1 5 52, DD, 86, dd<br />
ADD.L A,(IX+d) 0 5 49, DD, 86, dd<br />
ADD A,(IY+d) X 4 FD, 86, dd<br />
ADD.S A,(IY+d) 1 5 52, FD, 86, dd<br />
ADD.L A,(IY+d) 0 5 49, FD, 86, dd<br />
jj = binary code 10 000 rrr where rrr identifies the A, B, C, D, E, H, or L<br />
register assembled as follows into the object code.<br />
Register rrr<br />
A 111<br />
B 000<br />
C 001<br />
D 010<br />
E 011<br />
H 100<br />
L 101<br />
UM007701-1100
Change language