17.11.2012 Views

Soft-Core Processor Design - CiteSeer

Soft-Core Processor Design - CiteSeer

Soft-Core Processor Design - CiteSeer

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

[13] C. Blum and A. Roli, “Metaheuristics in Combinatorial Optimization: Overview and<br />

Conceptual Comparison,” ACM Computing Surveys, vol. 35, no. 3, (September 2003),<br />

pp. 268-308.<br />

[14] Y. Wu and D Chan, “On the NP-completeness of Regular 2-D FPGA Routing<br />

Architectures and A Novel Solution”, in Proc. of the IEEE/ACM International<br />

Conference on Computer-Aided <strong>Design</strong>, San Jose, CA, 1994, pp. 362-366.<br />

[15] L. McMurchie and C. Ebeling, “PathFinder: A Negotiation Based Performance-Driven<br />

Router for FPGAs,” in Proc. of 3rd International ACM/SIGDA Symposium on<br />

Field-Programmable Gate Arrays, Monterey, CA, 1995, pp.111-117.<br />

[16] Altera Corporation, “Quartus II Development <strong>Soft</strong>ware Handbook v4.0,” [Online<br />

Document], 2004 February, [Cited 2004 February 5], Available HTTP:<br />

http://www.altera.com/literature/hb/qts/quartusii_handbook.pdf<br />

[17] Altera Corporation, “AN 210: Converting Memory from Asynchronous to Synchronous<br />

for Stratix & Stratix GX <strong>Design</strong>s,” [Online Document], 2002 November, [Cited 2004<br />

February 6], Available HTTP: http://www.altera.com/literature/an/an210.pdf<br />

[18] Altera Corporation, “Introduction to Quartus II,” [Online Document], 2004 January,<br />

[Cited 2004 February 6], Available HTTP:<br />

http://www.altera.com/literature/manual/intro_to_quartus2.pdf<br />

[19] Model Technology Web Site, [Online Document], 2004 February, [Cited 2004 February<br />

6], Available HTTP: http://www.model.com/<br />

[20] IEEE Computer Society, 1364.1 IEEE Standard for Verilog Register Transfer Level<br />

Synthesis, The Institute of Electrical and Electronics Engineers Inc.: New York, 2002.<br />

[21] IEEE Computer Society, 1076.6 IEEE Standard for VHDL Register Transfer Level (RTL)<br />

Synthesis, The Institute of Electrical and Electronics Engineers, Inc.: New York, 1999.<br />

[22] Altera Corporation, “Nios Embedded <strong>Processor</strong>, 16-Bit Programmer’s Reference<br />

Manual” [Online Document], 2003 January, [Cited 2004 February 11], Available HTTP:<br />

http://www.altera.com/literature/manual/mnl_nios_programmers16.pdf<br />

[23] Altera Corporation, “Nios Embedded <strong>Processor</strong>, 32-Bit Programmer’s Reference<br />

Manual” [Online Document], 2003 January, [Cited 2004 February 11], Available HTTP:<br />

http://www.altera.com/literature/manual/mnl_nios_programmers32.pdf<br />

[24] Altera Corporation, “AN 188: Custom Instructions for the Nios Embedded <strong>Processor</strong>,”<br />

[Online Document], 2002 September, [Cited 2004 February 11], Available HTTP:<br />

http://www.altera.com/literature/an/an188.pdf<br />

89

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!