13.07.2015 Views

Intel® Server System Server System "Emerald Ridge ... - CTL

Intel® Server System Server System "Emerald Ridge ... - CTL

Intel® Server System Server System "Emerald Ridge ... - CTL

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

錯 誤 ! 尚 未 定 義 樣 式 。 EPSFunctional Specification3.2 Advanced Configuration and Power Interface (ACPI)StateSupportedS0 Yes WorkingTable 3. ACPI Power StatesDescriptionThe front panel power LED is on (not controlled by the BMC).The fans spin at the normal speed, as determined by sensor inputs.Front panel buttons work normally.S1 Yes Sleeping. Hardware context maintained; equates to processor and chipset clocks stopped.S2 No Not supportedS3 No Not supportedS4 No Not supportedS5 Yes Soft off.The front panel power LED blinks at a rate of 1 Hz with a 50% duty cycle (not controlledby the BMC).The watchdog timer is stopped.The power, reset, front panel NMI, and ID buttons are unprotected.Fan speed control is determined by available SDRs. Fans may be set to a fixed state, orbasic fan management can be applied.The BMC detects that the system has exited the ACPI S1 sleep state when it is notified bythe BIOS SMI handler.The front panel buttons are not locked.The fans are stopped.The power up process goes through the normal boot process.The power, reset, front panel NMI, and ID buttons are unlocked.3.2.1 ACPI Power ControlThe chipset implements ACPI-compatible power control. Power control requests are routed tothe BMC SLPS3n and SLPS5n pins.3.2.2 ACPI State SynchronizationThe BIOS keeps the BMC synchronized with the system ACPI state. The BIOS provides theACPI state when the server transitions between the power and the sleep states. It uses theSMM interface to provide the ACPI state.3.3 <strong>System</strong> Reset Control3.3.1 Reset Signal OutputThe BMC simulates a press of the front panel reset button to perform a system reset. The ICHperforms the rest of the system reset process. The BMC cannot hold the system in reset, andonce started, the process is asynchronous with respect to BMC operation.The reset portion of the power-on process is performed by the ICH.Revision 1.1Intel ® Confidential 11

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!