IntelÃ‚Â® Server System Server System "Emerald Ridge ... - CTL

More documents

Recommendations

Info

Intel® Server System "Emerald Ridge” ” Integrated Baseboard Management Controller EPS 錯誤 ! 尚未定義樣式。4.5 Request / Response ProtocolThe protocols are request / response protocols. A request message is issued to an intelligentdevice. The intelligent device responds with a response message. For example, with respect tothe IPMB interface, both request messages and response messages are transmitted on the bususing I 2 C master write transfers. An intelligent device acting as an I 2 C master issues a requestmessage. This is received by an intelligent device as an I 2 C slave. The corresponding responsemessage is issued from the responding intelligent device as an I 2 C master, and is received bythe request originator as an I 2 C slave.4.6 Host to BMC Communication Interface4.6.1 LPC / KCS InterfaceThe BMC firmware supports two 8042 keyboard controller style (KCS) interface ports asdescribed in the Intelligent Platform Management Interface Specification Second Generationv2.0. These interfaces are mapped into the host I/O space and accessed via the chipset LPCbus. These interfaces are assigned with the following uses and addresses:Table 27. Keyboard Controller Style InterfacesNameUseAddressSMS Interface SMS, BIOS POST, and utility access 0CA2h – 0CA3hSMM Interface SMI handling for error logging 0CA4h – 0CA5hThe BMC gives higher priority to transfers occurring through the server management mode(SMM) interface. This provides minimum latency during SMI accesses. The BMC acts as abridge between the server management software (SMS) and the IPMB interfaces. Interfaceregisters provide a mechanism for communications between the BMC and the host system.Most platforms implement the interfaces as host I/O space mapped registers. The interfacesconsist of three sets of two 1-byte-wide registers.4.6.2 Receive Message QueueThe receive message queue is only accessible via the SMS interface since that interface is theBMC’s host / system interface. The queue is two entries in size. Per-channel queue slots are notprovided.Revision 1.1Intel ® Confidential 59
錯誤 ! 尚未定義樣式。Intel® Server System "Emerald Ridge” Integrated Baseboard Management Controller EPS4.6.3 SMS / SMM Status RegisterBits in the status register provide interface and protocol state information. As an extension to theIPMI 2.0 KCS interface definition, the OEM1 and OEM2 bits in the SMS and SMM interfaceshave been defined to provide BMC status information. Table 28 summarizes the functions of thestatus register bits. Read/write is from the perspective of the host interface. All status registerbits are read-only to the host.BitName7 S16 S05 BMC State1 (OEM2)4 BMC State0 (OEM1)Table 28. SMS / SMM Status Register BitsDescriptionBits 7 and 6 indicate the current state of this KCS interface. The host software examinesthese bits to verify that they are in sync with the BMC. For more information on these bits,refer to the Intelligent Platform Management Interface Specification Second Generationv2.0.These bits provide a status indication of BMC health:00b – BMC ready01b – BMC hardware error (i.e., BMC memory test error)10b – BMC firmware checksum error11b – BMC is not ready3 C/D# Bit 3 specifies whether the last write was to the command register or the Data_In register(1=command, 0=data). It is set by hardware to indicate whether last write from the hostwas to command or Data_In register.2 SMS_ATN /SMM_ATNWhen the status register is used for an SMS interface, the SMS_ATN bit indicates thatthe BMC has a message for the SMS.When the status register is used for an SMM interface, the SMM_ATN bit indicates thatthe BMC has a message for the SMI handler.Set this bit to 1 when the BMC has a message for the SMS / SMI handler.See Sub-sections 4.6.4 and 4.6.5 for more details on these flag bits.1 IBF Input buffer is full. Set this bit to 1 when either the associated command or Data_Inregister has been written by system-side software. Cleared to 0 by the BMC reading thedata register.0 OBF Output buffer is full. Set this bit to 1 when the associated Data_Out register is written bythe BMC. Cleared to 0 by the host reading the data register.Note: When the BMC is reset from either a power-on or a hard reset, the protocol state bits(S0,S1) are initialized to 11b–Error State and the BMC state bits (BMC State 0/1) are initializedto 00b – BMC Ready. This allows host software to detect that the BMC has been reset and thatthe BMC has terminated any in-process messages.The BMC state bits are set to 11b – BMC not ready if the BMC is busy; such as during SEL orSDR erasure or while the Initialization Agent is running.4.6.4 Server Management Software (SMS) InterfaceThe SMS interface is the BMC host interface. The BMC implements the SMS KCS interface asdescribed in the Intelligent Platform Management Interface Specification Second Generationv2.0. The BMC implements the optional Get Status / Abort transaction on this interface. Onlylogical unit number (LUN) 0 is supported on this interface. The status register OEM1/2 bits arecovered in Section 4.6.3.60Intel ConfidentialRevision 1.1
Page 1:
Intel ® Server System "Emerald Rid
Page 4 and 5:
錯誤 ! 尚未定義樣式
Page 6 and 7:
Page 8 and 9:
Page 10 and 11:
Page 12 and 13:
Page 14 and 15:
Page 16 and 17:
Page 18 and 19:
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27: 錯誤 ! 尚未定義樣式
Page 70 and 71: Intel® Server System "Emerald Ridg
Page 126 and 127:
Intel® Server System "Emerald Ridg
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Intel® Server System "Emerald "Rid
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
show all

IntelÃ‚Â® Server System Server System "Emerald Ridge ... - CTL

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?