01.04.2014 Views

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Preliminary</strong><br />

<strong>C8051F120</strong>/1/2/3<br />

<strong>C8051F124</strong>/5/6/7<br />

14. OSCILLATORS<br />

<strong>C8051F120</strong>/1/2/3/4/5/6/7 devices include a programmable internal oscillator and an external oscillator drive circuit.<br />

The internal oscillator can be enabled, disabled and calibrated using the OSCICN and OSCICL registers, as shown in<br />

Figure 14.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or the on-chip<br />

phase-locked loop (PLL). The internal oscillator's electrical specifications are given in Table 14.1 on page 163.<br />

Figure 14.1. Oscillator Diagram<br />

OSCICL<br />

OSCICN<br />

CLKSEL<br />

Option 3<br />

XTAL1<br />

XTAL2<br />

IOSCEN<br />

IFRDY<br />

IFCN1<br />

IFCN0<br />

CLKDIV1<br />

CLKDIV0<br />

CLKSL1<br />

CLKSL0<br />

Option 2<br />

VDD<br />

XTAL1<br />

Option 4<br />

XTAL1<br />

Option 1<br />

XTAL1<br />

XTAL2<br />

EN<br />

Calibrated<br />

Internal<br />

Oscillator<br />

Input<br />

Circuit<br />

OSC<br />

n<br />

00<br />

01<br />

SYSCLK<br />

PLL 10<br />

XTLVLD<br />

XOSCMD2<br />

XOSCMD1<br />

XOSCMD0<br />

XFCN2<br />

XFCN1<br />

XFCN0<br />

OSCXCN<br />

14.1. Programmable Internal Oscillator<br />

All C8051F12x devices include a programmable internal oscillator that defaults as the system clock after a system<br />

reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 14.2. OSCICL is<br />

factory calibrated to obtain a 24.5 MHz frequency.<br />

Electrical specifications for the precision internal oscillator are given in Table 14.1. Note that the system clock may<br />

be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register<br />

OSCICN.<br />

© 2002 Cygnal Integrated Products, Inc. DS008-0.8-AUG02 Page 161

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!