01.04.2014 Views

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>C8051F120</strong>/1/2/3<br />

<strong>C8051F124</strong>/5/6/7<br />

<strong>Preliminary</strong><br />

Figure 1.2. C8051F121/125 Block Diagram<br />

VDD<br />

VDD<br />

VDD<br />

DGND<br />

DGND<br />

DGND<br />

AV+<br />

AGND<br />

TCK<br />

TMS<br />

TDI<br />

TDO<br />

/RST<br />

MONEN<br />

XTAL1<br />

XTAL2<br />

VREF<br />

DAC1<br />

DAC0<br />

VREFA<br />

AIN0.0<br />

AIN0.1<br />

AIN0.2<br />

AIN0.3<br />

AIN0.4<br />

AIN0.5<br />

AIN0.6<br />

AIN0.7<br />

CP0+<br />

CP0-<br />

CP1+<br />

CP1-<br />

Digital Power<br />

Analog Power<br />

JTAG<br />

Logic<br />

VDD<br />

Monitor<br />

A<br />

M<br />

U<br />

X<br />

CP0<br />

VREF<br />

DAC1<br />

(12-Bit)<br />

DAC0<br />

(12-Bit)<br />

TEMP<br />

SENSOR<br />

Boundary Scan<br />

Debug HW<br />

WDT<br />

External Oscillator<br />

Circuit<br />

PLL<br />

Circuitry<br />

Calibrated Internal<br />

Oscillator<br />

CP1<br />

Prog<br />

Gain<br />

Reset<br />

System<br />

Clock<br />

ADC<br />

100ksps<br />

(12-Bit)<br />

8<br />

0<br />

5<br />

1<br />

C<br />

o<br />

r<br />

e<br />

SFR Bus<br />

256 byte<br />

RAM<br />

8kbyte<br />

XRAM<br />

External Data<br />

Memory Bus<br />

128kbyte<br />

FLASH<br />

64x4 byte<br />

cache<br />

Port I/O<br />

Config.<br />

UART0<br />

UART1<br />

SMBus<br />

SPI Bus<br />

PCA<br />

Timers 0,<br />

1, 2, 4<br />

Timer 3/<br />

RTC<br />

P0, P1,<br />

P2, P3<br />

Latches<br />

Crossbar<br />

Config.<br />

Bus Control<br />

Address Bus<br />

Data Bus<br />

C<br />

T<br />

L<br />

A<br />

d<br />

d<br />

r<br />

D<br />

a<br />

t<br />

a<br />

C<br />

R<br />

O<br />

S<br />

S<br />

B<br />

A<br />

R<br />

ADC<br />

500ksps<br />

(8-Bit)<br />

P4 Latch<br />

P5 Latch<br />

P6 Latch<br />

P7 Latch<br />

Prog<br />

Gain<br />

AV+<br />

VREFA<br />

P0<br />

Drv<br />

P1<br />

Drv<br />

P2<br />

Drv<br />

P3<br />

Drv<br />

A<br />

M<br />

U<br />

X<br />

8:1<br />

P4<br />

DRV<br />

P5<br />

DRV<br />

P6<br />

DRV<br />

P7<br />

DRV<br />

P0.0<br />

P0.7<br />

P1.0/AIN2.0<br />

P1.7/AIN2.7<br />

P2.0<br />

P2.7<br />

P3.0<br />

P3.7<br />

Page 22<br />

DS008-0.8-AUG02 © 2002 Cygnal Integrated Products, Inc.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!