01.04.2014 Views

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Preliminary</strong><br />

<strong>C8051F120</strong>/1/2/3<br />

<strong>C8051F124</strong>/5/6/7<br />

Table 14.2. PLL Frequency Characteristics<br />

-40°C to +85°C unless otherwise specified<br />

PARAMETER CONDITIONS MIN TYP MAX UNITS<br />

Input Frequency<br />

(Divided Reference Frequency)<br />

PLL Output Frequency<br />

(<strong>C8051F120</strong>/1/2/3)<br />

PLL Output Frequency<br />

(<strong>C8051F124</strong>/5/6/7)<br />

Table 14.3. PLL Lock Timing Characteristics<br />

5 30 MHz<br />

25 100 MHz<br />

25 50 MHz<br />

-40°C to +85°C unless otherwise specified<br />

INPUT MULTIPLIER PLL0FLT OUTPUT MINTYP MAX UNITS<br />

FREQUENCY (PLL0MUL) SETTING FREQUENCY<br />

20 0x0F 100 MHz 202 µs<br />

13 0x0F 65 MHz 115 µs<br />

16 0x1F 80 MHz 241 µs<br />

5MHz<br />

9 0x1F 45 MHz 116 µs<br />

12 0x2F 60 MHz 258 µs<br />

6 0x2F 30 MHz 112 µs<br />

10 0x3F 50 MHz 263 µs<br />

5 0x3F 25 MHz 113 µs<br />

4 0x01 100 MHz 42 µs<br />

2 0x01 50 MHz 33 µs<br />

3 0x11 75 MHz 48 µs<br />

25 MHz<br />

2 0x11 50 MHz 17 µs<br />

2 0x21 50 MHz 42 µs<br />

1 0x21 25 MHz 33 µs<br />

2 0x31 50 MHz 60 µs<br />

1 0x31 25 MHz 25 µs<br />

© 2002 Cygnal Integrated Products, Inc. DS008-0.8-AUG02 Page 171

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!