01.04.2014 Views

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

Preliminary C8051F120/1/2/3 C8051F124/5/6/7 - KEMT FEI TUKE

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Preliminary</strong><br />

<strong>C8051F120</strong>/1/2/3<br />

<strong>C8051F124</strong>/5/6/7<br />

Figure 20.9. SPI0DAT: SPI0 Data Register<br />

R/W R/W R/W R/W R/W R/W R/W R/W Reset Value<br />

00000000<br />

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0<br />

SFR Address: 0x9B<br />

SFR Page: 0<br />

Bits 7-0:<br />

SPI0DAT: SPI0 Transmit and Receive Data.<br />

The SPI0DAT register is used to transmit and receive SPI0 data. Writing data to SPI0DAT places the<br />

data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPI0DAT returns<br />

the contents of the receive buffer.<br />

© 2002 Cygnal Integrated Products, Inc. DS008-0.8-AUG02 Page 249

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!